<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\WORK\usb30_device_controller\prj\src\usb30_device_controller\impl\gwsynthesis\prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\WORK\usb30_device_controller\prj\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\WORK\usb30_device_controller\prj\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 25 12:34:07 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8288</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13222</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>194</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>66</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>pclk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>pclk </td>
</tr>
<tr>
<td>upar_clk_i</td>
<td>Base</td>
<td>16.667</td>
<td>59.999
<td>0.000</td>
<td>8.334</td>
<td></td>
<td></td>
<td>Inst_SerDes_Top/upar_clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>194.081(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pclk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">108.276(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>upar_clk_i</td>
<td>59.999(MHz)</td>
<td>221.239(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pclk</td>
<td>Setup</td>
<td>-103.940</td>
<td>194</td>
</tr>
<tr>
<td>pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>upar_clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>upar_clk_i</td>
<td>Hold</td>
<td>-64.243</td>
<td>66</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.236</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_2_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.017</td>
<td>8.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.236</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_3_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.017</td>
<td>8.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.236</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_4_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.017</td>
<td>8.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.236</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.017</td>
<td>8.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.231</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_19_s1/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_7_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.017</td>
<td>9.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.228</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_24_s1/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_1_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.009</td>
<td>9.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.217</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_14_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.003</td>
<td>9.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.187</td>
<td>usb30_device_controller_top_inst/iu3p/sync_out_11_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/u0_recovery_timeout_reset_on_rx_hp_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.006</td>
<td>9.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.181</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_6_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.003</td>
<td>9.120</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.178</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_15_s1/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_3_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.007</td>
<td>9.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.177</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_24_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_15_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>9.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.164</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_5_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.021</td>
<td>9.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.163</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_kerr_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.022</td>
<td>9.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.155</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_4_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.032</td>
<td>9.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.154</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_27_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_20_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.043</td>
<td>9.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.153</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/Q</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_22_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>9.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.146</td>
<td>usb30_device_controller_top_inst/iu3l/in_dpp_length_4_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.014</td>
<td>8.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.137</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_0_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.003</td>
<td>8.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.137</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_1_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.003</td>
<td>8.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.130</td>
<td>usb30_device_controller_top_inst/reset_2_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_2_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.026</td>
<td>8.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.130</td>
<td>usb30_device_controller_top_inst/reset_2_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_10_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.026</td>
<td>8.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.122</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_0_s1/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>9.060</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.112</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdreg_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.035</td>
<td>9.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.096</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_6_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3lt/state_0_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.019</td>
<td>8.804</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.057</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_in_r0_6_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_1_s1/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.102</td>
<td>8.891</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.984</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wren_o_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WREN_S</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.670</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_rden_o_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_RDEN_S</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.230</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_20_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[20]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.195</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_4_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[4]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.143</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_30_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[30]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.139</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_6_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[6]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.131</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_23_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[23]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.129</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_31_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[31]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.111</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[0]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.109</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_21_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_ADDR_S[21]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.090</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_9_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[9]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.082</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_11_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[11]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.080</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[1]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.079</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_5_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[5]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.079</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_26_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[26]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.059</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_14_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_ADDR_S[14]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.049</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_8_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[8]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>0.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.048</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_18_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[18]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.032</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_22_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_ADDR_S[22]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.028</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_14_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[14]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>0.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.024</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_28_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[28]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.017</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_17_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[17]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.011</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_strb_o_6_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_STRB_S[6]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.009</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_27_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[27]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.006</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_12_s1/Q</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[12]</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>0.621</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.433</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_pt_s2/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.040</td>
<td>8.125</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.057</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>UserLayer_top_inst/Ep1Loopback/rd_ep1_act_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.056</td>
<td>7.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.023</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_6_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.047</td>
<td>7.723</td>
</tr>
<tr>
<td>4</td>
<td>0.313</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_ready_s1/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.030</td>
<td>7.369</td>
</tr>
<tr>
<td>5</td>
<td>0.618</td>
<td>usb30_device_controller_top_inst/reset_2_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/prot_tx_dpp_ack_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.041</td>
<td>7.075</td>
</tr>
<tr>
<td>6</td>
<td>0.699</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_6_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.013</td>
<td>6.966</td>
</tr>
<tr>
<td>7</td>
<td>0.699</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_7_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.013</td>
<td>6.966</td>
</tr>
<tr>
<td>8</td>
<td>0.699</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_7_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.013</td>
<td>6.966</td>
</tr>
<tr>
<td>9</td>
<td>0.699</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_8_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.013</td>
<td>6.966</td>
</tr>
<tr>
<td>10</td>
<td>0.784</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_0_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.023</td>
<td>6.891</td>
</tr>
<tr>
<td>11</td>
<td>0.784</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_1_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.023</td>
<td>6.891</td>
</tr>
<tr>
<td>12</td>
<td>0.784</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_3_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.023</td>
<td>6.891</td>
</tr>
<tr>
<td>13</td>
<td>0.905</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_0_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.018</td>
<td>6.730</td>
</tr>
<tr>
<td>14</td>
<td>0.905</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_1_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.018</td>
<td>6.730</td>
</tr>
<tr>
<td>15</td>
<td>0.905</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_6_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.018</td>
<td>6.730</td>
</tr>
<tr>
<td>16</td>
<td>0.905</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_5_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.018</td>
<td>6.730</td>
</tr>
<tr>
<td>17</td>
<td>0.926</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec1/dout_dat_5_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.104</td>
<td>6.623</td>
</tr>
<tr>
<td>18</td>
<td>0.948</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_hasdata_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.008</td>
<td>6.713</td>
</tr>
<tr>
<td>19</td>
<td>1.025</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
<td>UserLayer_top_inst/ControlTransfer_inst/ep0_in_buf_wren_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.003</td>
<td>6.625</td>
</tr>
<tr>
<td>20</td>
<td>1.110</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_3_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.104</td>
<td>6.439</td>
</tr>
<tr>
<td>21</td>
<td>1.110</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_12_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.104</td>
<td>6.439</td>
</tr>
<tr>
<td>22</td>
<td>1.110</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_7_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.104</td>
<td>6.439</td>
</tr>
<tr>
<td>23</td>
<td>1.110</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_13_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.104</td>
<td>6.439</td>
</tr>
<tr>
<td>24</td>
<td>1.119</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_8_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.094</td>
<td>6.439</td>
</tr>
<tr>
<td>25</td>
<td>1.119</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_11_s3/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.094</td>
<td>6.439</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.470</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/upar_rstn_r1_s0/Q</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_upar_csr/pluse_done_s1/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.281</td>
</tr>
<tr>
<td>2</td>
<td>0.474</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_14_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.285</td>
</tr>
<tr>
<td>3</td>
<td>0.481</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_3_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.292</td>
</tr>
<tr>
<td>4</td>
<td>0.597</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_1_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.415</td>
</tr>
<tr>
<td>5</td>
<td>0.597</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_2_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.415</td>
</tr>
<tr>
<td>6</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_wrdata_serdes_7_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>7</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_0_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>8</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_1_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>9</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_2_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>10</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_0_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>11</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_1_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>12</td>
<td>0.599</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_2_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.415</td>
</tr>
<tr>
<td>13</td>
<td>0.602</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.WAIT_s1/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.415</td>
</tr>
<tr>
<td>14</td>
<td>0.602</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_7_s1/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.415</td>
</tr>
<tr>
<td>15</td>
<td>0.602</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_0_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.415</td>
</tr>
<tr>
<td>16</td>
<td>0.602</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_1_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.415</td>
</tr>
<tr>
<td>17</td>
<td>0.602</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_2_s0/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.415</td>
</tr>
<tr>
<td>18</td>
<td>0.603</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_1_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.409</td>
</tr>
<tr>
<td>19</td>
<td>0.603</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_4_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.409</td>
</tr>
<tr>
<td>20</td>
<td>0.611</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_2_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.412</td>
</tr>
<tr>
<td>21</td>
<td>0.611</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_13_s0/PRESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.412</td>
</tr>
<tr>
<td>22</td>
<td>0.615</td>
<td>usb30_device_controller_top_inst/reset_2_s0/Q</td>
<td>usb30_device_controller_top_inst/iu3l/usb3_TXLup_cache/rd_pt_1_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.427</td>
</tr>
<tr>
<td>23</td>
<td>0.616</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.IDLE_s0/PRESET</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.434</td>
</tr>
<tr>
<td>24</td>
<td>0.616</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.434</td>
</tr>
<tr>
<td>25</td>
<td>0.616</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1/CLEAR</td>
<td>upar_clk_i:[R]</td>
<td>upar_clk_i:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.434</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.671</td>
<td>2.671</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>1.671</td>
<td>2.671</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>1.676</td>
<td>2.676</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>1.676</td>
<td>2.676</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>1.676</td>
<td>2.676</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>1.677</td>
<td>2.677</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3l/n11021_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.680</td>
<td>2.680</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>1.768</td>
<td>2.768</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>1.768</td>
<td>2.768</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>1.772</td>
<td>2.772</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.803</td>
<td>2.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C147[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/CLK</td>
</tr>
<tr>
<td>3.186</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C147[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C153[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C154[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/I1</td>
</tr>
<tr>
<td>6.588</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C154[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C154[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/I3</td>
</tr>
<tr>
<td>7.596</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C154[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/F</td>
</tr>
<tr>
<td>8.521</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C152[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C152[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/I3</td>
</tr>
<tr>
<td>10.192</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C153[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/F</td>
</tr>
<tr>
<td>10.367</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/I2</td>
</tr>
<tr>
<td>10.686</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/F</td>
</tr>
<tr>
<td>10.847</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/I3</td>
</tr>
<tr>
<td>11.138</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/F</td>
</tr>
<tr>
<td>11.744</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.820</td>
<td>2.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>10.509</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C153[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.803, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.922, 32.686%; route: 5.636, 63.036%; tC2Q: 0.382, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.820, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.803</td>
<td>2.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C147[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/CLK</td>
</tr>
<tr>
<td>3.186</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C147[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C153[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C154[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/I1</td>
</tr>
<tr>
<td>6.588</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C154[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C154[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/I3</td>
</tr>
<tr>
<td>7.596</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C154[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/F</td>
</tr>
<tr>
<td>8.521</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C152[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C152[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/I3</td>
</tr>
<tr>
<td>10.192</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C153[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/F</td>
</tr>
<tr>
<td>10.367</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/I2</td>
</tr>
<tr>
<td>10.686</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/F</td>
</tr>
<tr>
<td>10.847</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/I3</td>
</tr>
<tr>
<td>11.138</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/F</td>
</tr>
<tr>
<td>11.744</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.820</td>
<td>2.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_3_s1/CLK</td>
</tr>
<tr>
<td>10.509</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.803, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.922, 32.686%; route: 5.636, 63.036%; tC2Q: 0.382, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.820, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.803</td>
<td>2.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C147[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/CLK</td>
</tr>
<tr>
<td>3.186</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C147[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C153[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C154[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/I1</td>
</tr>
<tr>
<td>6.588</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C154[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C154[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/I3</td>
</tr>
<tr>
<td>7.596</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C154[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/F</td>
</tr>
<tr>
<td>8.521</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C152[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C152[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/I3</td>
</tr>
<tr>
<td>10.192</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C153[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/F</td>
</tr>
<tr>
<td>10.367</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/I2</td>
</tr>
<tr>
<td>10.686</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/F</td>
</tr>
<tr>
<td>10.847</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/I3</td>
</tr>
<tr>
<td>11.138</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/F</td>
</tr>
<tr>
<td>11.744</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.820</td>
<td>2.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>10.509</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C153[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.803, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.922, 32.686%; route: 5.636, 63.036%; tC2Q: 0.382, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.820, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.803</td>
<td>2.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C147[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/CLK</td>
</tr>
<tr>
<td>3.186</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C147[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C153[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C154[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/I1</td>
</tr>
<tr>
<td>6.588</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C154[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C154[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/I3</td>
</tr>
<tr>
<td>7.596</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C154[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/F</td>
</tr>
<tr>
<td>8.521</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C152[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C152[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C153[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/I3</td>
</tr>
<tr>
<td>10.192</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C153[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s3/F</td>
</tr>
<tr>
<td>10.367</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/I2</td>
</tr>
<tr>
<td>10.686</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1003_s2/F</td>
</tr>
<tr>
<td>10.847</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C153[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/I3</td>
</tr>
<tr>
<td>11.138</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C153[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s3/F</td>
</tr>
<tr>
<td>11.744</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.820</td>
<td>2.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C153[1][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>10.509</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C153[1][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.803, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.922, 32.686%; route: 5.636, 63.036%; tC2Q: 0.382, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.820, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.911</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C138[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_19_s1/CLK</td>
</tr>
<tr>
<td>3.293</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R23C138[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/buf_out_q_19_s1/Q</td>
</tr>
<tr>
<td>5.482</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C128[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s12/I2</td>
</tr>
<tr>
<td>5.773</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C128[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s12/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C132[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s14/I1</td>
</tr>
<tr>
<td>7.394</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C132[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s14/F</td>
</tr>
<tr>
<td>7.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C132[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s3/I1</td>
</tr>
<tr>
<td>7.904</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C132[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s3/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C132[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s1/I1</td>
</tr>
<tr>
<td>8.366</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C132[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_23_s1/F</td>
</tr>
<tr>
<td>9.497</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C129[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6285_s28/I1</td>
</tr>
<tr>
<td>9.953</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C129[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6285_s28/F</td>
</tr>
<tr>
<td>9.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C129[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6285_s27/I3</td>
</tr>
<tr>
<td>10.463</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C129[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6285_s27/F</td>
</tr>
<tr>
<td>10.466</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C129[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6285_s24/I0</td>
</tr>
<tr>
<td>10.973</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C129[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6285_s24/F</td>
</tr>
<tr>
<td>11.516</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C129[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6285_s22/I1</td>
</tr>
<tr>
<td>12.094</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C129[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6285_s22/F</td>
</tr>
<tr>
<td>12.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C129[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.927</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C129[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_7_s0/CLK</td>
</tr>
<tr>
<td>10.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C129[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.705, 40.343%; route: 5.096, 55.492%; tC2Q: 0.382, 4.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C138[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_24_s1/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R24C138[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/buf_out_q_24_s1/Q</td>
</tr>
<tr>
<td>5.636</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C126[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_8_s7/I2</td>
</tr>
<tr>
<td>6.203</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C126[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_8_s7/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C125[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6275_s38/I2</td>
</tr>
<tr>
<td>7.089</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C125[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6275_s38/F</td>
</tr>
<tr>
<td>7.449</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C127[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6275_s34/I0</td>
</tr>
<tr>
<td>7.997</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C127[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6275_s34/F</td>
</tr>
<tr>
<td>7.999</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C127[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6275_s31/I2</td>
</tr>
<tr>
<td>8.507</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C127[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6275_s31/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C133[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6291_s25/I2</td>
</tr>
<tr>
<td>10.374</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C133[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6291_s25/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C131[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6291_s21/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C131[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6291_s21/F</td>
</tr>
<tr>
<td>11.496</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C131[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6291_s20/I0</td>
</tr>
<tr>
<td>12.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C131[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6291_s20/F</td>
</tr>
<tr>
<td>12.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C131[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.899</td>
<td>2.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C131[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_1_s0/CLK</td>
</tr>
<tr>
<td>10.835</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C131[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.620, 39.541%; route: 5.153, 56.281%; tC2Q: 0.382, 4.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.899, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C138[2][A]</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C138[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/Q</td>
</tr>
<tr>
<td>4.754</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C126[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_28_s3/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C126[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_28_s3/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C129[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s39/I1</td>
</tr>
<tr>
<td>6.573</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C129[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s39/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C129[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s31/I1</td>
</tr>
<tr>
<td>7.126</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C129[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s31/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C133[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s30/I0</td>
</tr>
<tr>
<td>9.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C133[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s30/F</td>
</tr>
<tr>
<td>9.177</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C132[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s27/I2</td>
</tr>
<tr>
<td>9.751</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C132[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s27/F</td>
</tr>
<tr>
<td>10.474</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C126[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6278_s29/I2</td>
</tr>
<tr>
<td>11.053</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C126[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6278_s29/F</td>
</tr>
<tr>
<td>11.056</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C126[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6278_s25/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C126[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6278_s25/F</td>
</tr>
<tr>
<td>11.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C126[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6278_s24/I0</td>
</tr>
<tr>
<td>12.064</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C126[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6278_s24/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C126[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.911</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C126[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_14_s0/CLK</td>
</tr>
<tr>
<td>10.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C126[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.001, 43.700%; route: 4.773, 52.123%; tC2Q: 0.382, 4.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3p/sync_out_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/u0_recovery_timeout_reset_on_rx_hp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.880</td>
<td>2.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C126[1][A]</td>
<td>usb30_device_controller_top_inst/iu3p/sync_out_11_s0/CLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C126[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3p/sync_out_11_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C124[3][B]</td>
<td>usb30_device_controller_top_inst/iu3p/n2249_s22/I1</td>
</tr>
<tr>
<td>4.345</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C124[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3p/n2249_s22/F</td>
</tr>
<tr>
<td>5.059</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C124[3][B]</td>
<td>usb30_device_controller_top_inst/iu3p/n2249_s16/I3</td>
</tr>
<tr>
<td>5.633</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C124[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3p/n2249_s16/F</td>
</tr>
<tr>
<td>7.356</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C119[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n7050_s8/I3</td>
</tr>
<tr>
<td>7.924</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C119[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n7050_s8/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C119[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n7050_s2/I0</td>
</tr>
<tr>
<td>8.964</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C119[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n7050_s2/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C121[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n7198_s5/I0</td>
</tr>
<tr>
<td>10.358</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C121[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n7198_s5/F</td>
</tr>
<tr>
<td>11.997</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C131[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/u0_recovery_timeout_reset_on_rx_hp_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.874</td>
<td>2.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C131[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/u0_recovery_timeout_reset_on_rx_hp_s0/CLK</td>
</tr>
<tr>
<td>10.811</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C131[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/u0_recovery_timeout_reset_on_rx_hp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.880, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 26.981%; route: 6.290, 68.988%; tC2Q: 0.368, 4.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.874, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C138[2][A]</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C138[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/Q</td>
</tr>
<tr>
<td>4.754</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C126[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_28_s3/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C126[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_28_s3/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C129[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s39/I1</td>
</tr>
<tr>
<td>6.573</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C129[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s39/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C129[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s31/I1</td>
</tr>
<tr>
<td>7.126</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C129[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s31/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C133[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s30/I0</td>
</tr>
<tr>
<td>9.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C133[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s30/F</td>
</tr>
<tr>
<td>9.177</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C132[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s27/I2</td>
</tr>
<tr>
<td>9.751</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C132[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s27/F</td>
</tr>
<tr>
<td>10.346</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C129[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6286_s26/I1</td>
</tr>
<tr>
<td>10.802</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C129[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6286_s26/F</td>
</tr>
<tr>
<td>10.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C128[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6286_s23/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C128[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6286_s23/F</td>
</tr>
<tr>
<td>11.449</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C128[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6286_s22/I0</td>
</tr>
<tr>
<td>12.028</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C128[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6286_s22/F</td>
</tr>
<tr>
<td>12.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C128[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.911</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C128[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_6_s0/CLK</td>
</tr>
<tr>
<td>10.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C128[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 43.202%; route: 4.798, 52.604%; tC2Q: 0.382, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C140[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_15_s1/CLK</td>
</tr>
<tr>
<td>3.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R29C140[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/buf_out_q_15_s1/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>1.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C126[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_2_s2/I2</td>
</tr>
<tr>
<td>5.423</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R32C126[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_2_s2/F</td>
</tr>
<tr>
<td>6.399</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C131[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_3_s2/I3</td>
</tr>
<tr>
<td>6.967</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C131[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_3_s2/F</td>
</tr>
<tr>
<td>7.142</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C132[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_11_s5/I3</td>
</tr>
<tr>
<td>7.716</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C132[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_11_s5/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C136[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_11_s2/I0</td>
</tr>
<tr>
<td>8.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C136[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_11_s2/F</td>
</tr>
<tr>
<td>8.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C136[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_11_s1/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C136[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_11_s1/F</td>
</tr>
<tr>
<td>10.371</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C130[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6289_s25/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C130[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6289_s25/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C130[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6289_s22/I0</td>
</tr>
<tr>
<td>11.488</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C130[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6289_s22/F</td>
</tr>
<tr>
<td>11.491</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C130[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6289_s21/I1</td>
</tr>
<tr>
<td>11.998</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C130[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6289_s21/F</td>
</tr>
<tr>
<td>11.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C130[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C130[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_3_s0/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C130[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.484, 49.157%; route: 4.255, 46.649%; tC2Q: 0.382, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C123[2][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_24_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C123[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3lt/dc_24_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C120[1][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1685_s88/I3</td>
</tr>
<tr>
<td>5.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C120[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1685_s88/F</td>
</tr>
<tr>
<td>5.554</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1685_s81/I2</td>
</tr>
<tr>
<td>5.843</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C119[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1685_s81/F</td>
</tr>
<tr>
<td>5.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C119[0][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1685_s70/I3</td>
</tr>
<tr>
<td>6.134</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C119[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1685_s70/F</td>
</tr>
<tr>
<td>6.796</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C115[2][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1685_s98/I3</td>
</tr>
<tr>
<td>7.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C115[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1685_s98/F</td>
</tr>
<tr>
<td>7.552</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C115[3][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1728_s43/I2</td>
</tr>
<tr>
<td>8.099</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C115[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1728_s43/F</td>
</tr>
<tr>
<td>9.293</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C118[0][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1697_s53/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R11C118[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1697_s53/F</td>
</tr>
<tr>
<td>11.319</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1706_s61/I0</td>
</tr>
<tr>
<td>11.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1706_s61/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1706_s57/I1</td>
</tr>
<tr>
<td>11.977</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1706_s57/O</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1706_s45/I1</td>
</tr>
<tr>
<td>12.063</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1706_s45/O</td>
</tr>
<tr>
<td>12.066</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3lt/dc_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.878</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C122[0][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_15_s0/CLK</td>
</tr>
<tr>
<td>10.888</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C122[0][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.534, 38.478%; route: 5.268, 57.357%; tC2Q: 0.382, 4.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.872</td>
<td>2.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C128[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R32C128[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0/Q</td>
</tr>
<tr>
<td>4.493</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C136[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_14_s5/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C136[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_14_s5/F</td>
</tr>
<tr>
<td>6.762</td>
<td>1.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C130[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_13_s5/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C130[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_13_s5/F</td>
</tr>
<tr>
<td>7.343</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C130[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_13_s2/I0</td>
</tr>
<tr>
<td>7.800</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C130[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_13_s2/F</td>
</tr>
<tr>
<td>8.512</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C130[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_13_s1/I0</td>
</tr>
<tr>
<td>9.060</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C130[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_13_s1/F</td>
</tr>
<tr>
<td>10.115</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C125[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6287_s27/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C125[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6287_s27/F</td>
</tr>
<tr>
<td>10.625</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C125[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6287_s26/I3</td>
</tr>
<tr>
<td>10.913</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C125[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6287_s26/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C125[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6287_s23/I0</td>
</tr>
<tr>
<td>11.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C125[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6287_s23/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C125[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6287_s22/I0</td>
</tr>
<tr>
<td>11.993</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C125[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6287_s22/F</td>
</tr>
<tr>
<td>11.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C125[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.893</td>
<td>2.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C125[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_5_s0/CLK</td>
</tr>
<tr>
<td>10.829</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C125[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.033, 44.210%; route: 4.706, 51.597%; tC2Q: 0.382, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.893, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_kerr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.831</td>
<td>2.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C146[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R26C146[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0/Q</td>
</tr>
<tr>
<td>5.564</td>
<td>2.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C145[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s9/I2</td>
</tr>
<tr>
<td>6.143</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C145[2][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s9/F</td>
</tr>
<tr>
<td>6.297</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C145[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s2/I3</td>
</tr>
<tr>
<td>6.870</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C145[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s2/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C148[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s21/I0</td>
</tr>
<tr>
<td>8.169</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C148[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s21/F</td>
</tr>
<tr>
<td>8.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C147[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s17/I3</td>
</tr>
<tr>
<td>8.915</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C147[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s17/F</td>
</tr>
<tr>
<td>9.334</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C145[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s12/I0</td>
</tr>
<tr>
<td>9.623</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C145[2][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s12/F</td>
</tr>
<tr>
<td>9.835</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C146[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s6/I0</td>
</tr>
<tr>
<td>10.383</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C146[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s6/F</td>
</tr>
<tr>
<td>10.593</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C145[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s0/I3</td>
</tr>
<tr>
<td>11.160</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C145[0][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s0/F</td>
</tr>
<tr>
<td>11.620</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C146[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/k_err_s1/I0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C146[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/k_err_s1/F</td>
</tr>
<tr>
<td>11.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C146[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_kerr_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.809</td>
<td>2.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C146[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_kerr_s0/CLK</td>
</tr>
<tr>
<td>10.746</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C146[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_kerr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.831, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.966, 43.690%; route: 4.729, 52.096%; tC2Q: 0.382, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.809, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.872</td>
<td>2.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C128[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R32C128[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_17_s0/Q</td>
</tr>
<tr>
<td>4.493</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C136[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_14_s5/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C136[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_14_s5/F</td>
</tr>
<tr>
<td>6.133</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C131[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_12_s5/I1</td>
</tr>
<tr>
<td>6.641</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C131[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_12_s5/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C132[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_12_s2/I0</td>
</tr>
<tr>
<td>7.381</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C132[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_12_s2/F</td>
</tr>
<tr>
<td>7.971</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C135[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_12_s1/I0</td>
</tr>
<tr>
<td>8.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C135[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_12_s1/F</td>
</tr>
<tr>
<td>9.742</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C131[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6288_s26/I0</td>
</tr>
<tr>
<td>10.250</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C131[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6288_s26/F</td>
</tr>
<tr>
<td>10.252</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C131[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6288_s25/I0</td>
</tr>
<tr>
<td>10.760</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C131[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6288_s25/F</td>
</tr>
<tr>
<td>10.911</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C131[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6288_s23/I2</td>
</tr>
<tr>
<td>11.485</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C131[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6288_s23/F</td>
</tr>
<tr>
<td>11.487</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C131[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6288_s22/I0</td>
</tr>
<tr>
<td>11.995</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C131[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6288_s22/F</td>
</tr>
<tr>
<td>11.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C131[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C131[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_4_s0/CLK</td>
</tr>
<tr>
<td>10.840</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C131[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.318, 47.328%; route: 4.423, 48.479%; tC2Q: 0.382, 4.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C127[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_27_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R35C127[1][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/q_27_s0/Q</td>
</tr>
<tr>
<td>5.175</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C135[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_dpptx_out_21_s11/I0</td>
</tr>
<tr>
<td>5.466</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C135[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/crc_dpptx_out_21_s11/F</td>
</tr>
<tr>
<td>6.520</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C134[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6280_s42/I1</td>
</tr>
<tr>
<td>7.099</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C134[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6280_s42/F</td>
</tr>
<tr>
<td>7.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C134[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6280_s34/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C134[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6280_s34/F</td>
</tr>
<tr>
<td>7.841</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C133[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6280_s31/I2</td>
</tr>
<tr>
<td>8.349</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C133[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6280_s31/F</td>
</tr>
<tr>
<td>9.279</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C128[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6272_s26/I0</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C128[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6272_s26/F</td>
</tr>
<tr>
<td>9.855</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C128[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6272_s25/I1</td>
</tr>
<tr>
<td>10.434</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C128[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6272_s25/F</td>
</tr>
<tr>
<td>10.436</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C128[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6272_s22/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C128[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6272_s22/F</td>
</tr>
<tr>
<td>11.439</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C128[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6272_s20/I1</td>
</tr>
<tr>
<td>12.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C128[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6272_s20/F</td>
</tr>
<tr>
<td>12.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C128[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.916</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C128[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_20_s0/CLK</td>
</tr>
<tr>
<td>10.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C128[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.954, 43.287%; route: 4.798, 52.525%; tC2Q: 0.382, 4.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C138[2][A]</td>
<td>usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C138[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/buf_out_q_29_s1/Q</td>
</tr>
<tr>
<td>4.754</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C126[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_28_s3/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C126[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/iu3cdptx32/c_28_s3/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C129[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s39/I1</td>
</tr>
<tr>
<td>6.573</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C129[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s39/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C129[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s31/I1</td>
</tr>
<tr>
<td>7.126</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C129[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s31/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C133[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s30/I0</td>
</tr>
<tr>
<td>9.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C133[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s30/F</td>
</tr>
<tr>
<td>9.177</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C132[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s27/I2</td>
</tr>
<tr>
<td>9.751</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C132[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s27/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C127[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s24/I0</td>
</tr>
<tr>
<td>10.933</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C127[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s24/F</td>
</tr>
<tr>
<td>10.936</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C127[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s21/I2</td>
</tr>
<tr>
<td>11.483</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C127[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s21/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n6270_s20/I1</td>
</tr>
<tr>
<td>11.993</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C127[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n6270_s20/F</td>
</tr>
<tr>
<td>11.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C127[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/out_data_3_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_22_s0/CLK</td>
</tr>
<tr>
<td>10.840</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/out_data_3_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.930, 43.258%; route: 4.773, 52.532%; tC2Q: 0.382, 4.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/in_dpp_length_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.870</td>
<td>2.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C121[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/in_dpp_length_4_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C121[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/in_dpp_length_4_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C120[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n9142_s4/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C120[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n9142_s4/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C117[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n9135_s4/I2</td>
</tr>
<tr>
<td>6.497</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R36C117[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n9135_s4/F</td>
</tr>
<tr>
<td>6.927</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C114[2][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n9135_s3/I1</td>
</tr>
<tr>
<td>7.435</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C114[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n9135_s3/F</td>
</tr>
<tr>
<td>8.030</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C117[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s21/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C117[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/dpp_act_s21/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C115[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s11/I2</td>
</tr>
<tr>
<td>9.571</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C115[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/dpp_act_s11/F</td>
</tr>
<tr>
<td>9.955</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C116[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s52/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C116[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/dpp_act_s52/F</td>
</tr>
<tr>
<td>10.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C116[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s7/I2</td>
</tr>
<tr>
<td>11.103</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C116[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/dpp_act_s7/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C116[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s3/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C116[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/dpp_act_s3/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C116[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/dpp_act_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C116[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s1/CLK</td>
</tr>
<tr>
<td>10.573</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C116[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/dpp_act_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.970, 44.865%; route: 4.496, 50.812%; tC2Q: 0.382, 4.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.906</td>
<td>2.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.289</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C127[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0/Q</td>
</tr>
<tr>
<td>5.045</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C124[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s25/I1</td>
</tr>
<tr>
<td>5.501</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C124[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s25/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C124[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s16/I3</td>
</tr>
<tr>
<td>6.701</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C124[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s16/F</td>
</tr>
<tr>
<td>6.874</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C123[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s8/I2</td>
</tr>
<tr>
<td>7.193</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C123[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s8/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C123[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s4/I3</td>
</tr>
<tr>
<td>7.776</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C123[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s4/F</td>
</tr>
<tr>
<td>8.660</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n10312_s1/I1</td>
</tr>
<tr>
<td>9.234</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C125[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n10312_s1/F</td>
</tr>
<tr>
<td>9.409</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C125[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_1_s2/I3</td>
</tr>
<tr>
<td>9.916</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C125[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/rx_cred_idx_1_s2/F</td>
</tr>
<tr>
<td>10.796</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C116[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n19384_s0/I1</td>
</tr>
<tr>
<td>11.370</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C116[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n19384_s0/F</td>
</tr>
<tr>
<td>11.730</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C115[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C115[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_0_s0/CLK</td>
</tr>
<tr>
<td>10.593</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C115[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.516, 39.850%; route: 4.925, 55.815%; tC2Q: 0.382, 4.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.906</td>
<td>2.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.289</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C127[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_3_s0/Q</td>
</tr>
<tr>
<td>5.045</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C124[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s25/I1</td>
</tr>
<tr>
<td>5.501</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C124[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s25/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C124[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s16/I3</td>
</tr>
<tr>
<td>6.701</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C124[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s16/F</td>
</tr>
<tr>
<td>6.874</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C123[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s8/I2</td>
</tr>
<tr>
<td>7.193</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C123[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s8/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C123[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/err_hp_seq_s4/I3</td>
</tr>
<tr>
<td>7.776</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C123[1][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/err_hp_seq_s4/F</td>
</tr>
<tr>
<td>8.660</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/n10312_s1/I1</td>
</tr>
<tr>
<td>9.234</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C125[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n10312_s1/F</td>
</tr>
<tr>
<td>9.409</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C125[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_1_s2/I3</td>
</tr>
<tr>
<td>9.916</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C125[0][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/rx_cred_idx_1_s2/F</td>
</tr>
<tr>
<td>10.796</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C116[3][B]</td>
<td>usb30_device_controller_top_inst/iu3l/n19384_s0/I1</td>
</tr>
<tr>
<td>11.370</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C116[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/n19384_s0/F</td>
</tr>
<tr>
<td>11.730</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C115[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C115[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_1_s0/CLK</td>
</tr>
<tr>
<td>10.593</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C115[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/rx_cred_idx_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.516, 39.850%; route: 4.925, 55.815%; tC2Q: 0.382, 4.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C134[2][B]</td>
<td>usb30_device_controller_top_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>527</td>
<td>R17C134[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>6.250</td>
<td>2.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C122[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_lcrd_10_s3/I1</td>
</tr>
<tr>
<td>6.823</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R24C122[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/tx_lcrd_10_s3/F</td>
</tr>
<tr>
<td>8.423</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C122[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_0_3_s4/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R31C122[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/tx_hp_word_0_3_s4/F</td>
</tr>
<tr>
<td>11.727</td>
<td>2.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/tx_hp_word_1_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_2_s0/CLK</td>
</tr>
<tr>
<td>10.597</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C120[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 13.029%; route: 7.310, 82.646%; tC2Q: 0.382, 4.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C134[2][B]</td>
<td>usb30_device_controller_top_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>527</td>
<td>R17C134[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>6.250</td>
<td>2.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C122[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_lcrd_10_s3/I1</td>
</tr>
<tr>
<td>6.823</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R24C122[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/tx_lcrd_10_s3/F</td>
</tr>
<tr>
<td>8.423</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C122[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_0_3_s4/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R31C122[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3l/tx_hp_word_0_3_s4/F</td>
</tr>
<tr>
<td>11.727</td>
<td>2.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/tx_hp_word_1_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_10_s0/CLK</td>
</tr>
<tr>
<td>10.597</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C120[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/tx_hp_word_1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 13.029%; route: 7.310, 82.646%; tC2Q: 0.382, 4.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.803</td>
<td>2.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C147[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/CLK</td>
</tr>
<tr>
<td>3.186</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C147[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/rx_data_r[0]_19_s0/Q</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C152[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s15/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C153[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1202_s12/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C154[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/I1</td>
</tr>
<tr>
<td>6.588</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C154[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s38/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C154[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/I3</td>
</tr>
<tr>
<td>7.596</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C154[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s19/F</td>
</tr>
<tr>
<td>8.521</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C152[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C152[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1217_s12/F</td>
</tr>
<tr>
<td>10.066</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C151[2][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s19/I1</td>
</tr>
<tr>
<td>10.573</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C151[2][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s19/F</td>
</tr>
<tr>
<td>10.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C151[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s7/I3</td>
</tr>
<tr>
<td>11.123</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C151[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s7/F</td>
</tr>
<tr>
<td>11.296</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C152[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s3/I3</td>
</tr>
<tr>
<td>11.863</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C152[0][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/n1225_s3/F</td>
</tr>
<tr>
<td>11.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C152[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.805</td>
<td>2.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C152[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>10.741</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C152[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb3_lfps_detector/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.803, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.356, 37.045%; route: 5.321, 58.733%; tC2Q: 0.382, 4.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.805, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.802</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdreg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.831</td>
<td>2.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C146[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R26C146[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_out_r_23_s0/Q</td>
</tr>
<tr>
<td>5.564</td>
<td>2.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C145[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s9/I2</td>
</tr>
<tr>
<td>6.143</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C145[2][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s9/F</td>
</tr>
<tr>
<td>6.297</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C145[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s2/I3</td>
</tr>
<tr>
<td>6.870</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C145[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec2/k_err_s2/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C148[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s21/I0</td>
</tr>
<tr>
<td>8.169</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C148[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s21/F</td>
</tr>
<tr>
<td>8.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C147[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s17/I3</td>
</tr>
<tr>
<td>8.915</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C147[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s17/F</td>
</tr>
<tr>
<td>9.334</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C145[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s12/I0</td>
</tr>
<tr>
<td>9.623</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C145[2][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s12/F</td>
</tr>
<tr>
<td>9.835</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C146[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s6/I0</td>
</tr>
<tr>
<td>10.383</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C146[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s6/F</td>
</tr>
<tr>
<td>10.593</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C145[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s0/I3</td>
</tr>
<tr>
<td>11.160</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C145[0][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s0/F</td>
</tr>
<tr>
<td>11.335</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C144[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C144[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdcomb_Z_0_s/F</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C144[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdreg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.866</td>
<td>2.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C144[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdreg_s0/CLK</td>
</tr>
<tr>
<td>10.802</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C144[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec0/dout_rdreg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.831, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 46.859%; route: 4.444, 48.930%; tC2Q: 0.382, 4.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.866, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3lt/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C119[2][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/dc_6_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C119[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3lt/dc_6_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C121[1][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1686_s81/I3</td>
</tr>
<tr>
<td>5.003</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C121[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1686_s81/F</td>
</tr>
<tr>
<td>5.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C121[3][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1686_s77/I3</td>
</tr>
<tr>
<td>5.749</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C121[3][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1686_s77/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C121[2][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1686_s69/I2</td>
</tr>
<tr>
<td>6.262</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C121[2][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1686_s69/F</td>
</tr>
<tr>
<td>8.258</td>
<td>1.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C116[3][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/n1688_s82/I0</td>
</tr>
<tr>
<td>8.577</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C116[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n1688_s82/F</td>
</tr>
<tr>
<td>8.704</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C116[2][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/n401_s2/I1</td>
</tr>
<tr>
<td>9.272</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C116[2][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/n401_s2/F</td>
</tr>
<tr>
<td>10.325</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C117[0][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/state_2_s4/I0</td>
</tr>
<tr>
<td>10.833</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C117[0][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/state_2_s4/F</td>
</tr>
<tr>
<td>11.008</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C117[1][A]</td>
<td>usb30_device_controller_top_inst/iu3lt/state_0_s6/I2</td>
</tr>
<tr>
<td>11.515</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C117[1][A]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3lt/state_0_s6/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C117[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3lt/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C117[2][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/state_0_s1/CLK</td>
</tr>
<tr>
<td>10.570</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C117[2][B]</td>
<td>usb30_device_controller_top_inst/iu3lt/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.271, 37.157%; route: 5.150, 58.498%; tC2Q: 0.382, 4.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_in_r0_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.901</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C145[1][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_in_r0_6_s0/CLK</td>
</tr>
<tr>
<td>3.283</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C145[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/data_in_r0_6_s0/Q</td>
</tr>
<tr>
<td>5.697</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C147[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_3_s78/I3</td>
</tr>
<tr>
<td>5.988</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C147[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_3_s78/F</td>
</tr>
<tr>
<td>6.139</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C147[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_3_s42/I3</td>
</tr>
<tr>
<td>6.428</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C147[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_3_s42/F</td>
</tr>
<tr>
<td>7.182</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C147[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_3_s21/I0</td>
</tr>
<tr>
<td>7.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C147[1][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_3_s21/F</td>
</tr>
<tr>
<td>8.704</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s30/I2</td>
</tr>
<tr>
<td>9.278</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C149[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s30/F</td>
</tr>
<tr>
<td>9.451</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C149[3][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s18/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C149[3][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s18/F</td>
</tr>
<tr>
<td>9.774</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C149[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s8/I1</td>
</tr>
<tr>
<td>10.322</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C149[3][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s8/F</td>
</tr>
<tr>
<td>10.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s4/I0</td>
</tr>
<tr>
<td>10.832</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C149[0][A]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s4/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C148[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s3/I0</td>
</tr>
<tr>
<td>11.792</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C148[0][B]</td>
<td style=" background: #97FFFF;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/n762_s3/F</td>
</tr>
<tr>
<td>11.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C148[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.799</td>
<td>2.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C148[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_1_s1/CLK</td>
</tr>
<tr>
<td>10.735</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C148[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_word_alignment/cnt0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.102</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.901, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 41.319%; route: 4.835, 54.379%; tC2Q: 0.382, 4.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.799, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wren_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C154[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wren_o_s1/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C154[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wren_o_s1/Q</td>
</tr>
<tr>
<td>3.841</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WREN_S</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>5.825</td>
<td>2.595</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 71.912%; tC2Q: 0.176, 28.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_rden_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C154[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_rden_o_s1/CLK</td>
</tr>
<tr>
<td>3.393</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C154[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_rden_o_s1/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_RDEN_S</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>5.388</td>
<td>2.159</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.356%; tC2Q: 0.180, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C152[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_20_s1/CLK</td>
</tr>
<tr>
<td>3.393</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C152[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_20_s1/Q</td>
</tr>
<tr>
<td>3.715</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.945</td>
<td>1.716</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.321, 64.090%; tC2Q: 0.180, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C148[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_4_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C148[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_4_s1/Q</td>
</tr>
<tr>
<td>3.713</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.907</td>
<td>1.678</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.321, 64.090%; tC2Q: 0.180, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C152[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_30_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C152[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_30_s1/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.914</td>
<td>1.685</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 67.857%; tC2Q: 0.180, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C148[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_6_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C148[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_6_s1/Q</td>
</tr>
<tr>
<td>3.713</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>1.622</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.321, 64.090%; tC2Q: 0.180, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C152[2][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_23_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C152[2][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_23_s1/Q</td>
</tr>
<tr>
<td>3.825</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.956</td>
<td>1.727</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C153[3][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_31_s1/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C153[3][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_31_s1/Q</td>
</tr>
<tr>
<td>3.720</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.849</td>
<td>1.619</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.321, 64.090%; tC2Q: 0.180, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C149[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.944</td>
<td>1.714</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.208</td>
<td>3.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C151[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_21_s1/CLK</td>
</tr>
<tr>
<td>3.388</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C151[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_21_s1/Q</td>
</tr>
<tr>
<td>3.830</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_ADDR_S[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.939</td>
<td>1.710</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 71.026%; tC2Q: 0.180, 28.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.208</td>
<td>3.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C151[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_9_s1/CLK</td>
</tr>
<tr>
<td>3.388</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C151[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_9_s1/Q</td>
</tr>
<tr>
<td>3.822</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.912</td>
<td>1.683</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.208</td>
<td>3.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C151[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_11_s1/CLK</td>
</tr>
<tr>
<td>3.388</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C151[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_11_s1/Q</td>
</tr>
<tr>
<td>3.822</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>1.675</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C149[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1/Q</td>
</tr>
<tr>
<td>3.825</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>1.676</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C148[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_5_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C148[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_5_s1/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>1.656</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.415, 69.748%; tC2Q: 0.180, 30.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C152[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_26_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C152[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_26_s1/Q</td>
</tr>
<tr>
<td>3.825</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>1.674</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C150[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_14_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C150[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_14_s1/Q</td>
</tr>
<tr>
<td>3.833</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_ADDR_S[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.891</td>
<td>1.662</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 71.026%; tC2Q: 0.180, 28.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.209</td>
<td>3.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C148[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_8_s1/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C148[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_8_s1/Q</td>
</tr>
<tr>
<td>3.892</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.940</td>
<td>1.711</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.209, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 73.626%; tC2Q: 0.180, 26.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C152[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_18_s1/CLK</td>
</tr>
<tr>
<td>3.393</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C152[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_18_s1/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.934</td>
<td>1.705</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.493, 73.234%; tC2Q: 0.180, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.208</td>
<td>3.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C151[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_22_s1/CLK</td>
</tr>
<tr>
<td>3.388</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C151[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_addr_o_22_s1/Q</td>
</tr>
<tr>
<td>3.881</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_ADDR_S[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.913</td>
<td>1.683</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.493, 73.234%; tC2Q: 0.180, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C151[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_14_s1/CLK</td>
</tr>
<tr>
<td>3.386</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C151[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_14_s1/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.915</td>
<td>1.685</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 73.529%; tC2Q: 0.180, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C152[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_28_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C152[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_28_s1/Q</td>
</tr>
<tr>
<td>3.825</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.849</td>
<td>1.620</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C152[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_17_s1/CLK</td>
</tr>
<tr>
<td>3.393</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C152[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_17_s1/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.903</td>
<td>1.673</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.492, 73.234%; tC2Q: 0.180, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_strb_o_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C153[2][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_strb_o_6_s1/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C153[2][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_strb_o_6_s1/Q</td>
</tr>
<tr>
<td>3.778</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_STRB_S[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.789</td>
<td>1.560</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 67.857%; tC2Q: 0.180, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.211</td>
<td>3.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C152[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_27_s1/CLK</td>
</tr>
<tr>
<td>3.391</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C152[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_27_s1/Q</td>
</tr>
<tr>
<td>3.919</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.927</td>
<td>1.698</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.527, 74.558%; tC2Q: 0.180, 25.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C151[2][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_12_s1/CLK</td>
</tr>
<tr>
<td>3.386</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C151[2][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_12_s1/Q</td>
</tr>
<tr>
<td>3.828</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/gtr12_upar_inst/UPAR_WRDATA_S[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.229</td>
<td>3.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst/UPAR_CLK</td>
</tr>
<tr>
<td>4.834</td>
<td>1.604</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_upar_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 71.026%; tC2Q: 0.180, 28.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_pt_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>10.994</td>
<td>4.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C139[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_pt_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.909</td>
<td>2.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C139[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_pt_s2/CLK</td>
</tr>
<tr>
<td>10.561</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C139[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_pt_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 3.923%; route: 7.439, 91.554%; tC2Q: 0.368, 4.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.909, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/Ep1Loopback/rd_ep1_act_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>7.267</td>
<td>4.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C147[3][B]</td>
<td>UserLayer_top_inst/ControlTransfer_inst/n16_s1/I0</td>
</tr>
<tr>
<td>7.731</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R40C147[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/ControlTransfer_inst/n16_s1/F</td>
</tr>
<tr>
<td>10.635</td>
<td>2.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C141[2][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/Ep1Loopback/rd_ep1_act_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.925</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C141[2][B]</td>
<td>UserLayer_top_inst/Ep1Loopback/rd_ep1_act_s0/CLK</td>
</tr>
<tr>
<td>10.578</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C141[2][B]</td>
<td>UserLayer_top_inst/Ep1Loopback/rd_ep1_act_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 5.971%; route: 6.935, 89.297%; tC2Q: 0.368, 4.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.925, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>10.591</td>
<td>4.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C138[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.916</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C138[2][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_6_s1/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C138[2][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.128%; route: 7.036, 91.114%; tC2Q: 0.368, 4.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>10.238</td>
<td>3.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C144[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_ready_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.898</td>
<td>2.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C144[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_ready_s1/CLK</td>
</tr>
<tr>
<td>10.551</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C144[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.326%; route: 6.683, 90.687%; tC2Q: 0.368, 4.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.898, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/prot_tx_dpp_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C134[2][B]</td>
<td>usb30_device_controller_top_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.249</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>527</td>
<td>R17C134[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>9.957</td>
<td>6.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C137[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/prot_tx_dpp_ack_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C137[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/prot_tx_dpp_ack_s0/CLK</td>
</tr>
<tr>
<td>10.575</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C137[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/prot_tx_dpp_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.707, 94.805%; tC2Q: 0.368, 5.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.835</td>
<td>3.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C143[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C143[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_6_s3/CLK</td>
</tr>
<tr>
<td>10.534</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C143[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.576%; route: 6.280, 90.149%; tC2Q: 0.368, 5.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.835</td>
<td>3.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C143[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C143[0][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_7_s3/CLK</td>
</tr>
<tr>
<td>10.534</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C143[0][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.576%; route: 6.280, 90.149%; tC2Q: 0.368, 5.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.835</td>
<td>3.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C143[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C143[2][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_7_s1/CLK</td>
</tr>
<tr>
<td>10.534</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C143[2][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.576%; route: 6.280, 90.149%; tC2Q: 0.368, 5.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.835</td>
<td>3.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C143[1][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.882</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C143[1][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_8_s1/CLK</td>
</tr>
<tr>
<td>10.534</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C143[1][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.576%; route: 6.280, 90.149%; tC2Q: 0.368, 5.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.882, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.760</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C140[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.891</td>
<td>2.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C140[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_0_s3/CLK</td>
</tr>
<tr>
<td>10.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C140[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.625%; route: 6.205, 90.042%; tC2Q: 0.368, 5.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.891, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.760</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C140[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.891</td>
<td>2.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C140[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_1_s1/CLK</td>
</tr>
<tr>
<td>10.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C140[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.625%; route: 6.205, 90.042%; tC2Q: 0.368, 5.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.891, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.760</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C140[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.891</td>
<td>2.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C140[0][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_3_s1/CLK</td>
</tr>
<tr>
<td>10.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C140[0][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/buf_in_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.625%; route: 6.205, 90.042%; tC2Q: 0.368, 5.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.891, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.599</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C143[3][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.851</td>
<td>2.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C143[3][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_0_s3/CLK</td>
</tr>
<tr>
<td>10.503</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C143[3][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.736%; route: 6.044, 89.803%; tC2Q: 0.368, 5.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.851, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.599</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C143[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.851</td>
<td>2.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C143[2][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_1_s3/CLK</td>
</tr>
<tr>
<td>10.503</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C143[2][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.736%; route: 6.044, 89.803%; tC2Q: 0.368, 5.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.851, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.599</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C143[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.851</td>
<td>2.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C143[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_6_s1/CLK</td>
</tr>
<tr>
<td>10.503</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C143[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_out_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.736%; route: 6.044, 89.803%; tC2Q: 0.368, 5.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.851, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.599</td>
<td>3.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C143[1][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.851</td>
<td>2.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C143[1][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_5_s1/CLK</td>
</tr>
<tr>
<td>10.503</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C143[1][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_in_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.736%; route: 6.044, 89.803%; tC2Q: 0.368, 5.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.851, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec1/dout_dat_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.541</td>
<td>6.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C148[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec1/dout_dat_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.814</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C148[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec1/dout_dat_5_s0/CLK</td>
</tr>
<tr>
<td>10.467</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C148[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_x4_decoder_8b10b/dec1/dout_dat_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.255, 94.451%; tC2Q: 0.368, 5.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.814, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_hasdata_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[3][B]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R38C139[3][B]</td>
<td style=" background: #97FFFF;">usb30_device_controller_top_inst/iu3r/iu3ep0/n6_s1/F</td>
</tr>
<tr>
<td>9.581</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C144[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_hasdata_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C144[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_hasdata_s1/CLK</td>
</tr>
<tr>
<td>10.529</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C144[0][A]</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_hasdata_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.749%; route: 6.026, 89.777%; tC2Q: 0.368, 5.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/ControlTransfer_inst/ep0_in_buf_wren_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.869</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C119[1][A]</td>
<td>usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C119[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3r/warm_or_hot_reset_s0/Q</td>
</tr>
<tr>
<td>7.267</td>
<td>4.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C147[3][B]</td>
<td>UserLayer_top_inst/ControlTransfer_inst/n16_s1/I0</td>
</tr>
<tr>
<td>7.731</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R40C147[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/ControlTransfer_inst/n16_s1/F</td>
</tr>
<tr>
<td>9.494</td>
<td>1.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C144[2][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/ControlTransfer_inst/ep0_in_buf_wren_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.866</td>
<td>2.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C144[2][B]</td>
<td>UserLayer_top_inst/ControlTransfer_inst/ep0_in_buf_wren_s0/CLK</td>
</tr>
<tr>
<td>10.519</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C144[2][B]</td>
<td>UserLayer_top_inst/ControlTransfer_inst/ep0_in_buf_wren_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 7.000%; route: 5.794, 87.453%; tC2Q: 0.368, 5.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.866, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.357</td>
<td>6.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C152[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.814</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C152[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_3_s3/CLK</td>
</tr>
<tr>
<td>10.467</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C152[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.071, 94.292%; tC2Q: 0.368, 5.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.814, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.357</td>
<td>6.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C152[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.814</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C152[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_12_s3/CLK</td>
</tr>
<tr>
<td>10.467</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C152[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.071, 94.292%; tC2Q: 0.368, 5.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.814, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.357</td>
<td>6.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C152[3][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.814</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_7_s1/CLK</td>
</tr>
<tr>
<td>10.467</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C152[3][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.071, 94.292%; tC2Q: 0.368, 5.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.814, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.357</td>
<td>6.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C152[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.814</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C152[1][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_13_s1/CLK</td>
</tr>
<tr>
<td>10.467</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C152[1][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.071, 94.292%; tC2Q: 0.368, 5.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.814, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.357</td>
<td>6.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C153[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.824</td>
<td>2.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C153[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_8_s3/CLK</td>
</tr>
<tr>
<td>10.476</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C153[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.071, 94.292%; tC2Q: 0.368, 5.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.824, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C138[2][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>407</td>
<td>R2C138[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/internel_resetn_s0/Q</td>
</tr>
<tr>
<td>9.357</td>
<td>6.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C153[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.824</td>
<td>2.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_11_s3/CLK</td>
</tr>
<tr>
<td>10.476</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C153[0][B]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_usb_pipe_interface/cnt_timeout_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.071, 94.292%; tC2Q: 0.368, 5.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.824, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/upar_rstn_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_upar_csr/pluse_done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.198</td>
<td>3.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C147[1][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/upar_rstn_r1_s0/CLK</td>
</tr>
<tr>
<td>3.378</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R7C147[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/upar_rstn_r1_s0/Q</td>
</tr>
<tr>
<td>3.479</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C147[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_upar_csr/pluse_done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.198</td>
<td>3.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C147[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_upar_csr/pluse_done_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C147[0][A]</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_upar_csr/pluse_done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 36.000%; tC2Q: 0.180, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.198, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/CLK</td>
</tr>
<tr>
<td>1.490</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R20C125[3][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_14_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_14_s0/CLK</td>
</tr>
<tr>
<td>1.121</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C125[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 36.842%; tC2Q: 0.180, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C127[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C127[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/Q</td>
</tr>
<tr>
<td>1.575</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C127[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chptx/q_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C127[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_3_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C127[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 38.462%; tC2Q: 0.180, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C127[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C127[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/Q</td>
</tr>
<tr>
<td>1.697</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C127[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chptx/q_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.289</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C127[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_1_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C127[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.289, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C127[2][A]</td>
<td>usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C127[2][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/crc_hptx_rst_s0/Q</td>
</tr>
<tr>
<td>1.697</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C127[1][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chptx/q_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.289</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C127[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_2_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C127[1][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chptx/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.289, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_wrdata_serdes_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_wrdata_serdes_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_wrdata_serdes_7_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_wrdata_serdes_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_0_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_1_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_2_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/drp_num_serdes_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[3][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[3][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_0_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[3][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[2][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[2][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_1_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[2][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.216</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C149[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_2_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C149[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_drp_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.WAIT_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.WAIT_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.214</td>
<td>3.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.WAIT_s1/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C149[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.WAIT_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.214, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[1][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.214</td>
<td>3.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_7_s1/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C149[1][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.214, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.214</td>
<td>3.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.214, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.214</td>
<td>3.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.214, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.627</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.214</td>
<td>3.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/wait_state_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 56.627%; tC2Q: 0.180, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.214, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/CLK</td>
</tr>
<tr>
<td>1.490</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R20C125[3][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C126[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C126[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_1_s0/CLK</td>
</tr>
<tr>
<td>1.116</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C126[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 55.963%; tC2Q: 0.180, 44.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/CLK</td>
</tr>
<tr>
<td>1.490</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R20C125[3][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C126[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C126[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_4_s0/CLK</td>
</tr>
<tr>
<td>1.116</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C126[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 55.963%; tC2Q: 0.180, 44.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/CLK</td>
</tr>
<tr>
<td>1.490</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R20C125[3][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
</tr>
<tr>
<td>1.722</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C127[0][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_2_s0/CLK</td>
</tr>
<tr>
<td>1.111</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C127[0][B]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 56.364%; tC2Q: 0.180, 43.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C125[3][A]</td>
<td>usb30_device_controller_top_inst/iu3l/hp_det_s6/CLK</td>
</tr>
<tr>
<td>1.490</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R20C125[3][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/hp_det_s6/Q</td>
</tr>
<tr>
<td>1.722</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C127[1][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/iu3chprx/q_13_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C127[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_13_s0/CLK</td>
</tr>
<tr>
<td>1.111</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C127[1][A]</td>
<td>usb30_device_controller_top_inst/iu3l/iu3chprx/q_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 56.364%; tC2Q: 0.180, 43.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb30_device_controller_top_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb30_device_controller_top_inst/iu3l/usb3_TXLup_cache/rd_pt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C134[2][B]</td>
<td>usb30_device_controller_top_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>527</td>
<td>R17C134[2][B]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>1.703</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C134[0][A]</td>
<td style=" font-weight:bold;">usb30_device_controller_top_inst/iu3l/usb3_TXLup_cache/rd_pt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3777</td>
<td>PG</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C134[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/usb3_TXLup_cache/rd_pt_1_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C134[0][A]</td>
<td>usb30_device_controller_top_inst/iu3l/usb3_TXLup_cache/rd_pt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.IDLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[2][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.IDLE_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C149[2][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/cur_state.IDLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 58.501%; tC2Q: 0.180, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[1][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C149[1][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 58.501%; tC2Q: 0.180, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upar_clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.212</td>
<td>3.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C149[0][A]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>215</td>
<td>R5C149[0][A]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/rstn_s0/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[0][B]</td>
<td style=" font-weight:bold;">Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upar_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>R0C38</td>
<td>Inst_SerDes_Top/gtr12_quad_inst1/FABRIC_CM_LIFE_CLK_O</td>
</tr>
<tr>
<td>3.218</td>
<td>3.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C149[0][B]</td>
<td>Inst_SerDes_Top/Inst_upar_arbiter/u_upar_arbiter/upar_wrdata_o_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.212, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 58.501%; tC2Q: 0.180, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.218, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.893</td>
<td>2.893</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.893</td>
<td>2.893</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.560</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.560</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.560</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3l/n11021_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.886</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3l/n11021_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.562</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3l/n11021_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>6.512</td>
<td>2.512</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>9.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_OUT/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>6.512</td>
<td>2.512</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>9.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>6.503</td>
<td>2.503</td>
<td>tNET</td>
<td>FF</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Inst_SerDes_Top/Inst_usb3_0_phy_top/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>9.275</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>usb30_device_controller_top_inst/iu3r/usb3_ep1_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3777</td>
<td>pclk</td>
<td>-1.236</td>
<td>2.939</td>
</tr>
<tr>
<td>527</td>
<td>reset_2</td>
<td>-1.130</td>
<td>6.355</td>
</tr>
<tr>
<td>271</td>
<td>upar_clk_i</td>
<td>12.147</td>
<td>6.633</td>
</tr>
<tr>
<td>130</td>
<td>rx_cred_idx_latch[1]</td>
<td>4.025</td>
<td>1.815</td>
</tr>
<tr>
<td>129</td>
<td>ltssm_state[1]</td>
<td>-0.363</td>
<td>2.993</td>
</tr>
<tr>
<td>119</td>
<td>ltssm_state[3]</td>
<td>0.029</td>
<td>4.474</td>
</tr>
<tr>
<td>118</td>
<td>ltssm_state[0]</td>
<td>0.138</td>
<td>4.424</td>
</tr>
<tr>
<td>105</td>
<td>ltssm_reset_n_Z</td>
<td>2.609</td>
<td>2.405</td>
</tr>
<tr>
<td>101</td>
<td>coll_active</td>
<td>1.643</td>
<td>3.579</td>
</tr>
<tr>
<td>101</td>
<td>ltssm_state[2]</td>
<td>0.197</td>
<td>2.985</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C117</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C122</td>
<td>75.00%</td>
</tr>
<tr>
<td>R31C120</td>
<td>75.00%</td>
</tr>
<tr>
<td>R33C118</td>
<td>75.00%</td>
</tr>
<tr>
<td>R33C131</td>
<td>73.61%</td>
</tr>
<tr>
<td>R21C125</td>
<td>73.61%</td>
</tr>
<tr>
<td>R32C116</td>
<td>72.22%</td>
</tr>
<tr>
<td>R25C126</td>
<td>72.22%</td>
</tr>
<tr>
<td>R18C126</td>
<td>70.83%</td>
</tr>
<tr>
<td>R31C134</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pclk -period 8 -waveform {0 4} [get_nets {pclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name upar_clk_i -period 16.667 -waveform {0 8.334} [get_nets {Inst_SerDes_Top/upar_clk_i}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {pclk}] -to [get_clocks {upar_clk_i}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {upar_clk_i}] -to [get_clocks {pclk}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
