Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jul 21 20:30:39 2024
| Host         : joseantonio-Legion-5-15IAH7H running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file fpga_core_40g_utilization_synth.rpt -pb fpga_core_40g_utilization_synth.pb
| Design       : fpga_core_40g
| Device       : xcu200-fsgd2104-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 7287 |     0 |          0 |   1182240 |  0.62 |
|   LUT as Logic             | 7263 |     0 |          0 |   1182240 |  0.61 |
|   LUT as Memory            |   24 |     0 |          0 |    591840 | <0.01 |
|     LUT as Distributed RAM |   24 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 2765 |     0 |          0 |   2364480 |  0.12 |
|   Register as Flip Flop    | 2509 |     0 |          0 |   2364480 |  0.11 |
|   Register as Latch        |  256 |     0 |          0 |   2364480 |  0.01 |
| CARRY8                     |   10 |     0 |          0 |    147780 | <0.01 |
| F7 Muxes                   |   20 |     0 |          0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |    147780 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 4     |          Yes |           - |          Set |
| 272   |          Yes |           - |        Reset |
| 233   |          Yes |         Set |            - |
| 2256  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  9.5 |     0 |          0 |      2160 |  0.44 |
|   RAMB36/FIFO*    |    8 |     0 |          0 |      2160 |  0.37 |
|     RAMB36E2 only |    8 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       960 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      6840 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+--------+
|  Site Type | Used | Fixed | Prohibited | Available |  Util% |
+------------+------+-------+------------+-----------+--------+
| Bonded IOB | 1169 |     0 |          0 |       676 | 172.93 |
+------------+------+-------+------------+-----------+--------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |      1800 |  0.28 |
|   BUFGCE             |    5 |     0 |          0 |       720 |  0.69 |
|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |
| PLL                  |    0 |     0 |          0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4845 |                 CLB |
| FDRE     | 2256 |            Register |
| LUT4     | 1135 |                 CLB |
| LUT3     | 1068 |                 CLB |
| OBUF     | 1012 |                 I/O |
| LUT2     |  975 |                 CLB |
| LUT5     |  950 |                 CLB |
| LDCE     |  256 |            Register |
| FDSE     |  233 |            Register |
| OBUFT    |  150 |                 I/O |
| RAMD32   |   42 |                 CLB |
| MUXF7    |   20 |                 CLB |
| LUT1     |   17 |                 CLB |
| FDCE     |   16 |            Register |
| CARRY8   |   10 |                 CLB |
| RAMB36E2 |    8 |            BLOCKRAM |
| INBUF    |    7 |                 I/O |
| IBUFCTRL |    7 |              Others |
| RAMS32   |    6 |                 CLB |
| BUFGCE   |    5 |               Clock |
| FDPE     |    4 |            Register |
| RAMB18E2 |    3 |            BLOCKRAM |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


