build/*
hardware/chisel/build/*
hardware/verilog/build/*
*.swp
project/
target/
