wb_dma_ch_pri_enc/wire_pri27_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.797920 1.345071 1.239598 1.126824 0.325312 1.500143 -0.616884 -4.720934 0.963095 -1.099840 1.198695 -1.274215 1.869660 -2.346936 0.253228 2.723185 0.547345 -1.097566 3.001107 1.342001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.011855 -0.422223 -1.040161 -2.446593 0.832937 -0.316600 -4.351184 0.407254 1.707172 1.977750 -0.424070 -0.022598 1.698053 -1.434716 1.846497 2.121422 -2.270748 -1.189473 3.132181 0.075507
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.272898 -0.674650 0.869571 -0.012699 1.896648 -0.744005 1.080071 0.623268 3.190179 1.508038 0.820469 -0.764225 -3.344539 2.679597 -1.272071 0.141186 -2.290174 0.531674 -0.712709 -3.509072
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.537375 -0.977782 -0.874560 -2.270549 -0.010752 1.234147 0.957291 -1.133955 3.093426 -0.274381 2.239779 1.645769 -1.550845 -2.852604 -0.479691 -1.615553 2.110219 1.335416 0.599611 -4.243733
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_rf/assign_1_ch_adr0 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_rf/reg_ch_busy -1.039250 -0.488824 0.920102 0.393009 3.088022 0.452470 -0.063938 2.294696 2.154423 1.691180 -1.092796 -2.991668 -2.915417 2.010322 -0.936516 1.169042 -2.897987 -1.401995 -1.546139 -4.083564
wb_dma_wb_slv/always_5 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma_wb_slv/always_4 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_wb_slv/always_3 2.689457 -0.615150 -2.277035 -4.762503 -0.210850 -1.809327 2.501121 -2.740812 2.173132 -3.256756 -1.137164 0.033185 1.974996 2.028041 -1.108014 -2.207697 2.700695 2.283681 -0.942686 0.455356
wb_dma_wb_slv/always_1 0.363066 -1.209388 1.995494 -4.186929 -0.219823 -2.971210 -0.109261 0.401607 3.941920 -1.091595 1.627641 0.769394 -0.931802 3.431669 1.021986 -5.504903 -2.325225 -0.464826 3.664404 6.273711
wb_dma_ch_sel/always_44/case_1/cond -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma_rf/wire_ch0_csr 3.956839 -1.598305 -0.761462 -1.188797 3.034364 0.625250 1.042594 5.438194 -0.985934 0.991353 -4.786641 0.819053 1.476725 2.150131 0.099664 0.183607 -4.738582 0.482551 0.358837 3.319522
wb_dma_de/wire_done 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_pri_enc/wire_pri11_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.217126 -2.154732 -1.238630 2.694627 5.137145 2.186738 0.165518 3.101176 -0.407422 1.645353 -0.656059 -0.861992 2.236169 -2.598826 0.977580 -0.277559 -0.993905 0.018739 0.449088 -2.651075
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.192615 -1.163434 0.287202 1.537070 1.618850 2.938278 2.388236 -0.017492 1.117525 0.537517 1.052723 0.207034 0.881913 -1.757795 -0.986858 0.989987 2.510958 1.460819 1.068135 -4.377888
wb_dma_de/always_13/stmt_1 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_de/always_4/if_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_arb/input_req 3.457759 2.813016 -1.701650 -0.439281 -0.195748 0.702538 2.830900 0.997477 -0.090703 -2.651825 1.063135 2.572090 1.261267 -1.951441 -2.856965 -2.171086 3.508551 1.058378 1.556732 -1.213115
wb_dma_ch_pri_enc/wire_pri20_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_rf/always_26/if_1/if_1 5.096762 1.696773 -1.516320 -2.121877 1.123211 -1.974158 -2.040976 -0.059649 1.762462 -3.728225 -2.420556 -0.301165 1.667733 -1.864265 2.094546 2.465026 0.227528 -0.192449 -0.387799 0.660740
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.192056 -1.295256 3.301172 2.389105 -0.975579 1.000272 -0.138342 -1.386914 0.436383 0.527409 2.281133 0.733482 -3.389741 1.053845 0.978162 0.659335 -1.390102 -0.089889 1.249841 1.012657
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_ch_sel/wire_ch_sel 3.252168 1.780155 -1.538999 -5.456948 1.019642 0.321898 0.545608 3.901254 1.794018 0.639352 -3.200216 -0.417132 -0.202992 0.524061 -2.064910 -0.832991 0.991875 -1.079036 -0.451861 -2.888412
wb_dma_rf/inst_u19 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u18 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u17 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u16 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u15 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u14 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u13 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u12 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u11 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u10 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.150615 -3.581507 0.788298 1.803311 2.422234 0.541319 -3.180231 2.673509 -1.304525 2.661633 -0.448728 3.059594 -0.921663 2.934055 1.667415 -3.524298 2.990678 -2.485342 -1.306382 -2.101672
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.857716 2.445421 -0.556059 1.235179 -3.313175 1.118124 -1.139560 -4.369417 -2.312649 1.159030 1.990795 4.309737 -1.046568 2.887497 -3.457952 2.334016 1.048959 -0.026364 3.684890 -0.173388
wb_dma/input_wb1_ack_i 0.122759 0.354890 -2.075559 0.391516 2.333022 -1.488543 -0.727154 1.191314 0.222887 -1.641683 2.179777 2.586074 -1.006091 -0.190871 1.365217 -1.264467 -0.940351 0.987996 0.289462 -0.338795
wb_dma/wire_slv0_we 3.784997 -0.326532 -2.093222 -4.493576 0.768469 -1.194337 1.373869 -0.208470 1.143695 -3.277374 -2.337052 -1.635699 2.575848 1.113607 -0.574064 -2.744911 3.852934 0.165809 -1.173906 -0.449466
wb_dma_ch_rf/reg_ch_sz_inf 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_ch_rf 1.825881 -0.615378 -1.316083 -4.828290 -1.847523 -0.871663 -1.500985 0.977367 0.039847 0.392969 -1.856061 -1.611158 1.853313 1.764287 0.014620 -0.801035 2.031474 -1.616698 -0.496409 -0.045101
wb_dma_ch_sel/wire_gnt_p1_d -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.541786 0.744229 1.184943 1.362101 2.452639 3.178289 -0.164948 -0.824632 -0.473062 0.934459 -1.472166 -3.011564 2.323184 -2.736310 -0.217975 1.871079 1.501807 -2.816263 1.826568 -1.231330
wb_dma_ch_sel/input_ch1_txsz 0.539815 -1.012702 0.604167 1.145362 1.450369 0.899806 -0.022897 -3.740749 1.807795 -0.884044 1.603159 1.930631 0.043706 -2.564221 1.446375 0.042618 -2.485964 1.478824 2.306654 3.000893
wb_dma/wire_ch3_txsz 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/assign_7_pri2 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_pri_enc/inst_u30 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/assign_3_dma_nd 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_rf/assign_6_pointer 1.076660 -0.060867 5.419953 1.263439 -0.182704 1.177608 2.564349 -2.151788 2.443214 3.488944 -0.814773 2.500149 -2.367515 -0.928747 -0.894849 -1.731302 3.199699 -2.136933 3.060381 0.175172
wb_dma_ch_rf/wire_ch_adr0_dewe 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_pri_enc/always_2/if_1/cond 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_sel/input_ch0_txsz 3.094115 0.898746 1.143273 2.069866 2.226415 2.688091 -1.289881 -0.741106 -1.219974 -0.306375 -1.521880 -2.151229 1.905949 -1.945288 0.717488 2.855798 -0.207648 -2.366340 1.953568 0.705107
wb_dma_ch_sel/always_2 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/always_3 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma_rf/input_de_txsz_we 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/assign_145_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/always_3/if_1/if_1/cond -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_rf/always_1/case_1 -2.669080 -3.198953 3.711214 0.511627 0.818382 -2.349434 0.176322 1.835052 0.871431 1.933932 -0.068191 -1.273686 -1.644951 0.743501 4.535524 0.667138 0.358730 -0.373481 1.367562 -0.186160
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.193916 0.308699 1.766161 0.846330 0.830167 -2.459811 -2.748947 -1.668049 3.016109 -0.035137 1.556936 -0.575851 -2.376084 3.153342 0.470040 1.890350 -3.208105 -1.379431 2.041177 0.252228
wb_dma_ch_sel/assign_99_valid/expr_1 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_wb_slv/reg_slv_adr 0.363066 -1.209388 1.995494 -4.186929 -0.219823 -2.971210 -0.109261 0.401607 3.941920 -1.091595 1.627641 0.769394 -0.931802 3.431669 1.021986 -5.504903 -2.325225 -0.464826 3.664404 6.273711
wb_dma_ch_sel/assign_8_pri2 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_wb_mast/wire_wb_cyc_o -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_paused -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.039250 -0.488824 0.920102 0.393009 3.088022 0.452470 -0.063938 2.294696 2.154423 1.691180 -1.092796 -2.991668 -2.915417 2.010322 -0.936516 1.169042 -2.897987 -1.401995 -1.546139 -4.083564
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma/wire_ch1_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.070012 1.494939 -2.947026 -2.481110 0.092752 -0.024251 -0.300835 2.968951 -1.020061 3.227176 -0.297233 1.804666 3.789943 -0.420636 -2.151764 -0.883499 1.330874 0.179574 2.616647 -1.629034
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.603485 -0.467238 0.412703 -1.715061 -1.058487 2.777927 2.046960 -1.823532 2.077348 -0.612193 1.795801 0.828136 -0.368562 -1.524675 -1.376350 0.290940 4.120971 1.215752 1.244154 -4.081015
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.816989 1.066060 -1.006814 -0.571330 -0.979229 1.480144 2.494410 2.250060 -0.435419 -2.856685 2.304348 0.133533 1.778048 0.575214 -2.361531 -1.495625 4.664516 0.647101 1.538803 -2.386689
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/always_39/case_1/stmt_4 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_pri_enc/wire_pri14_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_39/case_1/stmt_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_rf/wire_ch6_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.695180 -1.502475 0.903436 1.664313 2.290219 0.757937 -0.560482 3.764582 -0.130340 -2.346520 2.748175 -0.242208 -0.442786 3.089362 1.119877 -1.461236 -1.638419 -0.239926 3.192248 1.391251
wb_dma_wb_if/input_wb_we_i 1.777346 -1.470962 -2.092111 2.158170 0.057237 -1.190073 -4.036952 0.840918 -1.837229 -2.407890 3.613352 5.021245 -0.254801 4.887806 1.380523 -1.444557 -1.993136 1.419090 0.575656 3.233781
wb_dma_ch_sel/assign_141_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.467888 -1.032834 -0.892187 -1.616106 -0.322152 1.950304 2.692367 5.200214 -0.753050 -3.024595 0.697224 0.869319 -0.573185 3.230819 -0.681959 0.221134 -0.852134 3.988835 1.217537 0.013587
wb_dma_ch_sel_checker 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_rf/reg_ch_dis 5.674109 2.535107 -1.743608 -2.661462 0.612317 -0.458649 -2.609728 0.871438 0.708201 -1.934304 -2.192380 0.642098 1.750149 -0.882158 0.334439 2.381402 0.241953 -1.063472 1.420181 0.277865
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_rf/wire_pointer_we -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_wb_slv/always_3/stmt_1 2.689457 -0.615150 -2.277035 -4.762503 -0.210850 -1.809327 2.501121 -2.740812 2.173132 -3.256756 -1.137164 0.033185 1.974996 2.028041 -1.108014 -2.207697 2.700695 2.283681 -0.942686 0.455356
wb_dma_ch_rf/always_2/if_1/if_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_pri_enc_sub/assign_1_pri_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/input_ch0_adr0 0.117844 -0.662921 2.495032 -1.958877 -2.873983 -0.724697 0.933391 -1.099261 1.979391 -0.521214 0.454383 -0.456795 -0.747667 4.257415 0.463525 3.065892 0.047003 1.566150 1.970511 2.275051
wb_dma_ch_sel/input_ch0_adr1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_wb_slv/assign_4 -4.460011 -1.187160 0.255062 2.776151 2.886971 -0.821034 2.830357 0.045710 -0.032509 0.315139 4.333972 -0.889905 0.059435 4.222795 0.112435 0.502756 -1.215242 1.625265 0.317838 -0.814693
wb_dma_wb_mast/input_wb_data_i 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.603485 -0.467238 0.412703 -1.715061 -1.058487 2.777927 2.046960 -1.823532 2.077348 -0.612193 1.795801 0.828136 -0.368562 -1.524675 -1.376350 0.290940 4.120971 1.215752 1.244154 -4.081015
wb_dma_de/wire_adr1_cnt_next1 -1.163123 -4.038897 -0.600331 1.361058 1.213901 0.976122 2.601884 0.786001 1.438370 1.296556 1.156448 -0.655176 3.826360 -0.113113 0.801734 0.985227 0.508759 3.878073 0.266225 -1.689225
wb_dma_ch_sel/inst_u2 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/inst_u1 3.239460 0.404806 -0.081185 -1.698312 -1.189700 1.765368 4.497373 1.264559 0.667211 -1.517561 -1.023428 0.888170 3.408391 -0.178334 -2.089731 0.518725 5.248447 2.791331 0.423596 -1.636568
wb_dma_ch_sel/inst_u0 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_adr0 -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma/wire_adr1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_rf/assign_18_pointer_we -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_sel/wire_req_p0 3.383234 3.005501 -0.005763 0.521411 -0.584930 1.563857 4.163033 0.852003 -0.692322 -2.845039 -0.038772 1.115716 1.824550 -0.672221 -3.146543 -0.041197 4.321648 1.174982 1.035287 -0.932448
wb_dma_ch_sel/wire_req_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma/wire_ndnr 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma_de/reg_mast0_drdy_r 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_sel/assign_137_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_rf/wire_pointer2 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_rf/wire_pointer3 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_rf/wire_pointer0 0.393859 0.051545 4.763441 1.021176 -0.387341 2.127035 1.258980 -0.297331 1.302768 2.892868 0.894113 0.993696 -2.025672 -2.250573 -0.375544 -2.515368 3.410281 -3.490498 3.559375 -0.455741
wb_dma_rf/wire_pointer1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_rf/wire_sw_pointer0 -0.804531 -1.412451 1.223144 0.007762 0.611332 -1.712256 -0.069545 -1.361436 3.675905 -1.839803 1.561529 -1.378810 -1.169626 0.132047 2.247367 1.656621 -0.617628 1.243433 -0.611953 -1.138750
wb_dma_de/always_21/stmt_1 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.380208 0.818374 -0.086921 0.242403 1.703683 3.513962 1.361511 -3.425227 -0.324394 -0.878890 0.783797 -1.419047 4.564764 -3.256896 -0.454591 1.372588 3.439166 -0.254806 4.487571 0.006097
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.814149 -0.420083 2.600505 1.292233 1.895808 1.301271 -1.656236 0.910250 0.527264 -1.057145 0.633641 0.042844 -1.118319 1.690774 1.098527 -0.673935 -1.793077 -2.511644 2.974387 2.933810
wb_dma_ch_arb/input_advance 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_de/always_7/stmt_1 2.491075 -0.439971 0.275720 3.120961 2.978982 3.419591 -0.027686 2.768949 -2.365374 -0.583489 -1.189358 -1.576578 1.624025 -0.958539 0.517467 2.259988 -0.678517 -0.485429 0.943950 -0.806915
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/always_3/if_1/cond -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.467888 -1.032834 -0.892187 -1.616106 -0.322152 1.950304 2.692367 5.200214 -0.753050 -3.024595 0.697224 0.869319 -0.573185 3.230819 -0.681959 0.221134 -0.852134 3.988835 1.217537 0.013587
wb_dma_ch_sel/assign_101_valid 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_sel/assign_98_valid 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_rf/wire_ch7_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_sel/reg_csr 3.533033 -1.233728 0.012604 -1.129872 -0.026314 3.851304 0.575896 4.448822 -3.281600 0.508588 -3.184191 4.529862 -1.816767 0.923011 -0.087479 -0.939988 -1.662904 1.244797 0.505819 2.247696
wb_dma_de/reg_next_state 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.474898 -2.262496 2.619921 -0.234656 1.455048 3.945605 2.110343 1.064856 -2.363792 4.868056 -3.113525 5.671459 -2.252734 4.109517 -1.493952 -1.964034 3.015188 0.454134 2.601821 -1.013348
wb_dma_de/always_11/stmt_1/expr_1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_rf/input_ptr_set 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/assign_12_pri3 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_de/assign_65_done/expr_1/expr_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.467888 -1.032834 -0.892187 -1.616106 -0.322152 1.950304 2.692367 5.200214 -0.753050 -3.024595 0.697224 0.869319 -0.573185 3.230819 -0.681959 0.221134 -0.852134 3.988835 1.217537 0.013587
assert_wb_dma_ch_sel/input_valid 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma/input_wb0_stb_i 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma/wire_ch1_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_rf/assign_5_pause_req 1.718361 3.090497 -0.229763 -1.871810 1.911153 -2.545482 -1.137059 2.020703 3.148823 1.484531 -1.295534 3.104892 -3.695004 0.405972 -1.665433 -0.569227 -2.593857 -1.105161 1.472085 -1.950592
wb_dma_de/always_12/stmt_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_wb_if/wire_wb_ack_o -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_rf/always_5/if_1/block_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_arb/assign_1_gnt 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_rf/input_dma_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma/wire_wb0_addr_o -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/assign_73_dma_busy/expr_1 -0.086009 1.823207 1.574788 -0.760420 3.620621 0.943600 0.425260 0.393218 2.745106 1.717231 -2.332059 -2.782712 -3.926493 0.641561 -1.868711 1.984107 -2.418226 -2.430505 -0.931671 -4.658840
wb_dma/input_dma_nd_i 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_3_pri0 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_de/always_23/block_1/stmt_8 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_arb/always_2/block_1/stmt_1 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_de/always_23/block_1/stmt_1 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_de/always_23/block_1/stmt_2 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_de/always_23/block_1/stmt_4 3.719910 2.741972 1.811422 -0.826635 0.053585 1.738382 -0.190085 -1.112969 -0.052413 -0.469089 -2.752663 -0.238542 -0.121196 0.302757 -0.979316 3.544269 0.553274 -1.533526 1.687716 0.741173
wb_dma_de/always_23/block_1/stmt_5 3.656067 -0.734891 1.775614 2.483613 0.910159 3.830848 1.482445 2.188222 -3.628294 -1.363823 -0.108378 4.645264 -2.195271 1.476264 -0.397587 -2.911294 1.739236 0.174189 2.417519 1.778356
wb_dma_de/always_23/block_1/stmt_6 1.695180 -1.502475 0.903436 1.664313 2.290219 0.757937 -0.560482 3.764582 -0.130340 -2.346520 2.748175 -0.242208 -0.442786 3.089362 1.119877 -1.461236 -1.638419 -0.239926 3.192248 1.391251
wb_dma_rf/inst_u25 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_wb_mast/input_mast_go -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.448927 -1.211133 1.273150 1.845373 1.770052 0.718032 -1.534376 2.765673 -0.312957 -0.652621 0.605909 -1.914029 -0.813021 1.904983 1.400461 0.791356 -2.204590 -1.370560 0.671787 0.327322
wb_dma_ch_sel/assign_125_de_start/expr_1 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.509855 0.323769 0.952333 0.286432 1.144110 -1.682691 -0.676697 0.367358 2.902168 2.829911 1.352052 -0.474728 -2.197931 2.873444 -1.263453 1.397091 -3.033540 -0.344251 1.065636 -2.544177
wb_dma_ch_sel/assign_151_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.547757 1.389824 -1.404794 -1.267336 0.595095 1.674818 0.021647 -0.311695 0.522734 -2.996349 1.462517 2.407772 1.287915 -1.710034 -0.434207 0.099689 1.061663 1.170779 3.618286 0.453607
wb_dma_wb_mast/reg_mast_dout 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/assign_100_valid 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_sel/assign_131_req_p0 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_rf/input_dma_done_all 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_pri_enc_sub/wire_pri_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/input_wb_rf_din 2.214716 -1.828814 2.196433 -1.324650 -1.779231 3.681485 -0.481613 -1.929707 -0.963942 -1.228707 2.105102 -2.408835 0.537218 3.180586 -0.158193 -3.083950 1.209982 -3.644527 2.247870 5.062963
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/assign_139_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/always_38/case_1 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.853139 2.353989 -2.619845 -3.541065 -2.334694 -1.173983 0.438917 -0.955390 1.243745 3.395397 1.635325 1.919663 3.091584 -0.840670 -3.025696 0.540747 2.139363 1.143584 2.743081 -2.578858
wb_dma/constraint_wb0_cyc_o -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma/input_wb0_addr_i -1.206427 0.870159 0.621412 -4.112381 1.930520 -4.211051 0.121023 0.882144 3.348925 -1.593061 2.874144 1.746800 -1.205287 3.209873 1.664100 -5.162313 -2.596588 -0.715440 2.591016 5.794876
wb_dma_de/input_mast1_drdy 0.447776 -1.506418 -1.537883 -0.552719 0.897765 -0.804734 -1.176386 1.310052 0.965993 -0.677501 1.710478 1.962473 -0.858546 -0.410437 1.320078 -1.832182 -1.187902 1.182320 0.885621 -0.354786
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_wb_if/input_wb_ack_i 2.513045 5.040911 -2.460301 0.473510 1.636235 1.215926 0.556106 -4.220181 -3.432925 -1.640842 0.167463 4.998522 -0.036005 -0.783277 -1.963814 0.901017 0.293086 0.665272 2.609448 2.287789
wb_dma_ch_sel/wire_pri_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_3_ch_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_rf/input_ch_sel 1.732879 3.426966 2.355368 -2.100176 1.879598 1.880186 3.718337 -0.728766 2.315175 0.355944 -4.231459 -0.820547 -2.835639 2.187354 -4.179807 3.227581 -4.306453 0.070942 0.358806 0.445325
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.877158 0.134089 0.599502 -2.864316 -2.053021 1.059040 -2.696529 0.441447 -1.300512 0.380385 0.660451 0.730985 -5.373620 3.766354 0.160154 2.011696 -0.156293 -0.923504 -0.282797 -3.070241
wb_dma_de/always_23/block_1/case_1 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma/wire_pause_req 1.718361 3.090497 -0.229763 -1.871810 1.911153 -2.545482 -1.137059 2.020703 3.148823 1.484531 -1.295534 3.104892 -3.695004 0.405972 -1.665433 -0.569227 -2.593857 -1.105161 1.472085 -1.950592
wb_dma_wb_if/input_mast_go -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/input_de_csr 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/input_mast0_din 2.979354 0.891987 2.016626 -0.358524 -1.290528 2.496526 2.882421 -2.741558 -0.546648 -1.596676 -0.496178 3.841158 0.045146 1.434717 -1.634261 0.930610 -0.147541 2.468910 3.450213 4.536917
wb_dma_pri_enc_sub/always_3 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_pri_enc_sub/always_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/reg_adr0 -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma_ch_sel/reg_adr1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/assign_1_pri0 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_pri_enc/wire_pri26_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.997287 -1.531599 2.868420 0.541524 -1.615023 1.954853 -0.016947 1.364770 2.645678 0.758092 -0.000577 1.541120 2.006548 3.773549 -1.731961 -0.315316 -1.067647 -0.401556 0.340901 3.919216
wb_dma/wire_ptr_set 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.330934 -2.125354 -0.495925 1.145880 1.978175 1.735471 -0.266434 5.075511 -0.445506 -1.999098 2.535869 -0.292105 0.400646 2.736292 0.667696 -0.194112 -0.097204 0.931894 2.435079 -1.884127
wb_dma_de/reg_ptr_set 1.925325 0.044414 1.459090 -3.057196 -1.594079 1.846426 -2.474112 -3.698906 2.895966 0.472422 -0.530151 -3.128673 2.506356 -0.085253 0.912225 6.322273 -0.693651 -0.826414 2.141173 0.862442
wb_dma/wire_dma_nd 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_rf/assign_3_csr -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_rf/assign_4_dma_abort 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_123_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.043274 -3.003669 -1.100073 0.529230 1.128882 3.089768 2.284481 5.549415 -1.801325 -1.556534 0.917619 0.558919 0.569532 1.531483 0.172966 -0.974807 -0.329769 3.301880 0.768456 -1.156173
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_rf/wire_ch4_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_pri_enc/wire_pri0_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_10_ch_enable -0.853139 2.353989 -2.619845 -3.541065 -2.334694 -1.173983 0.438917 -0.955390 1.243745 3.395397 1.635325 1.919663 3.091584 -0.840670 -3.025696 0.540747 2.139363 1.143584 2.743081 -2.578858
wb_dma_wb_slv/reg_slv_we 2.689457 -0.615150 -2.277035 -4.762503 -0.210850 -1.809327 2.501121 -2.740812 2.173132 -3.256756 -1.137164 0.033185 1.974996 2.028041 -1.108014 -2.207697 2.700695 2.283681 -0.942686 0.455356
wb_dma_de/input_txsz 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_wb_if/wire_mast_dout 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_ch_rf/wire_ch_enable -0.853139 2.353989 -2.619845 -3.541065 -2.334694 -1.173983 0.438917 -0.955390 1.243745 3.395397 1.635325 1.919663 3.091584 -0.840670 -3.025696 0.540747 2.139363 1.143584 2.743081 -2.578858
wb_dma_rf/wire_csr_we 4.015007 2.057347 1.242238 -1.869368 0.972924 -1.281134 -0.729835 0.939015 2.072918 -1.813926 -2.539318 2.642268 -4.768087 1.420683 -0.206053 -0.387631 -0.793416 -1.295670 0.139736 0.075998
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel_checker/input_dma_busy 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_9_ch_txsz 3.198871 -1.073292 0.706579 0.082229 3.761764 2.334421 -0.469173 -2.200389 1.312370 -0.455004 -0.291209 -2.273195 1.348932 -3.830664 0.848668 -3.551601 1.215780 -3.188303 2.411230 0.616165
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/assign_65_done 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.801245 2.139485 -1.620543 -1.569855 -0.616324 -2.363241 -0.717345 -2.462579 2.557552 -2.194107 0.840558 2.358016 3.427423 -0.158305 -0.040633 2.501041 1.046917 1.884387 2.794245 1.493074
wb_dma_de/always_2/if_1/if_1 -1.587149 -3.993263 -1.013850 -2.068586 -2.298631 1.275163 -0.350388 -0.746208 1.526976 0.927264 1.626126 1.400573 -0.075705 2.767531 0.655022 2.556204 -0.256647 4.404455 -1.142467 -2.681781
wb_dma_wb_mast/assign_2_mast_pt_out -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_112_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_de/always_23/block_1/case_1/block_8 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_de/always_23/block_1/case_1/block_9 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_rf/assign_28_this_ptr_set 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_rf/always_22 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_de/always_23/block_1/case_1/block_1 4.914376 0.766956 -1.875545 -1.803335 1.514092 0.419727 -2.255650 3.664970 -2.067897 1.603063 -2.423702 1.991179 3.996938 -0.430008 0.089082 -1.233193 0.967832 -1.696891 3.577272 1.512916
wb_dma_de/always_23/block_1/case_1/block_2 -2.509855 0.323769 0.952333 0.286432 1.144110 -1.682691 -0.676697 0.367358 2.902168 2.829911 1.352052 -0.474728 -2.197931 2.873444 -1.263453 1.397091 -3.033540 -0.344251 1.065636 -2.544177
wb_dma_de/always_23/block_1/case_1/block_3 2.241429 -5.054347 -0.889048 -0.849405 2.680069 2.767023 0.292988 4.219925 -0.928649 2.701738 -1.264566 1.615050 3.359382 -0.466188 1.680059 -3.649996 1.376966 0.777359 1.130866 -0.376115
wb_dma_de/always_23/block_1/case_1/block_4 1.743394 -5.428914 -0.791869 -2.576073 2.592131 3.863255 -0.324224 2.827417 -0.786236 3.093345 -1.778521 1.635199 1.835406 -0.542020 1.984731 -2.923104 -0.231550 1.213165 1.760947 0.015736
wb_dma_ch_rf/always_27 5.674109 2.535107 -1.743608 -2.661462 0.612317 -0.458649 -2.609728 0.871438 0.708201 -1.934304 -2.192380 0.642098 1.750149 -0.882158 0.334439 2.381402 0.241953 -1.063472 1.420181 0.277865
wb_dma_de/always_23/block_1/case_1/block_7 2.120293 2.253803 0.345672 -0.220278 -2.403336 1.883153 -0.732935 -6.032211 -0.845573 0.295183 0.807340 1.089002 1.305357 0.724427 -2.102153 3.671490 0.650167 -0.345706 3.719082 1.738727
wb_dma/assign_4_dma_rest -0.831055 -0.537704 1.786603 0.648331 -0.614761 0.894300 1.813009 -3.353955 1.641143 2.165383 -0.286285 2.451916 -1.567501 0.971044 -1.089458 2.771628 -1.167171 2.419137 0.988205 -0.408476
wb_dma_ch_rf/always_23/if_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/reg_ndr_r 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_de/assign_66_dma_done/expr_1 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_ch_sel/reg_req_r 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_rf/reg_pointer_r -3.389546 -2.197664 3.130016 1.845316 -1.771030 1.337132 0.674729 -3.709296 0.762010 0.457108 2.864930 -0.283102 -3.545831 1.113199 0.433385 0.954963 -0.140826 0.177429 0.375533 -0.577114
wb_dma_ch_sel/assign_105_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_pri_enc/wire_pri5_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_39/case_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/always_6 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_sel/always_7 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/always_4 4.320861 0.637009 -1.772980 -2.617739 0.780562 -0.371772 -3.333254 1.574537 1.108455 -1.354707 -0.696835 -1.239380 2.346327 -0.218693 1.180051 2.031121 0.145010 -1.375378 1.578168 -0.714551
wb_dma_ch_sel/always_5 2.011855 -0.422223 -1.040161 -2.446593 0.832937 -0.316600 -4.351184 0.407254 1.707172 1.977750 -0.424070 -0.022598 1.698053 -1.434716 1.846497 2.121422 -2.270748 -1.189473 3.132181 0.075507
wb_dma_ch_sel/assign_126_ch_sel/expr_1 3.252168 1.780155 -1.538999 -5.456948 1.019642 0.321898 0.545608 3.901254 1.794018 0.639352 -3.200216 -0.417132 -0.202992 0.524061 -2.064910 -0.832991 0.991875 -1.079036 -0.451861 -2.888412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_sel/always_1 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/always_8 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_sel/always_9 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/assign_67_dma_done_all 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_ch_rf/wire_ch_txsz 3.198871 -1.073292 0.706579 0.082229 3.761764 2.334421 -0.469173 -2.200389 1.312370 -0.455004 -0.291209 -2.273195 1.348932 -3.830664 0.848668 -3.551601 1.215780 -3.188303 2.411230 0.616165
wb_dma_ch_sel/assign_99_valid 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.598301 -0.622619 -2.895427 -4.047956 0.176837 0.488721 2.851571 3.808748 -1.337664 -0.607534 -0.969941 0.233164 3.936888 1.852942 -1.828135 -2.820368 2.660415 1.578141 1.275643 -0.014565
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.488472 -0.120955 -0.801962 0.715016 -1.251973 -0.535179 -3.584007 0.531096 2.198722 -2.432046 3.306845 0.301219 0.010572 1.101390 0.087917 -0.287523 -2.047518 -1.876099 -0.539754 1.661664
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.603485 -0.467238 0.412703 -1.715061 -1.058487 2.777927 2.046960 -1.823532 2.077348 -0.612193 1.795801 0.828136 -0.368562 -1.524675 -1.376350 0.290940 4.120971 1.215752 1.244154 -4.081015
wb_dma/wire_ch2_txsz 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.743394 -5.428914 -0.791869 -2.576073 2.592131 3.863255 -0.324224 2.827417 -0.786236 3.093345 -1.778521 1.635199 1.835406 -0.542020 1.984731 -2.923104 -0.231550 1.213165 1.760947 0.015736
wb_dma_de/always_23/block_1 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_ch_rf/always_22/if_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_de/wire_mast1_dout 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_de/always_8/stmt_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_rf/wire_ch_done_we 5.020942 1.171767 -1.106425 -1.226629 1.844509 1.838969 -1.131247 2.244675 0.154473 -1.380309 -0.587150 1.679148 0.459431 -1.187866 -0.193626 0.445064 -0.008231 -0.404327 2.769413 -0.721112
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_wb_slv/wire_wb_ack_o -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.603485 -0.467238 0.412703 -1.715061 -1.058487 2.777927 2.046960 -1.823532 2.077348 -0.612193 1.795801 0.828136 -0.368562 -1.524675 -1.376350 0.290940 4.120971 1.215752 1.244154 -4.081015
wb_dma_de/reg_ld_desc_sel 1.851286 -0.598250 1.919161 -0.472817 1.785790 2.624513 -0.762108 4.476930 -2.009417 3.870001 -2.946693 -1.516905 -1.571598 4.227457 -1.059195 1.173395 2.148758 -3.284069 0.855167 -4.072116
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/assign_83_wr_ack 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma/wire_dma_done_all 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
assert_wb_dma_rf/input_ch0_am1 -0.804531 -1.412451 1.223144 0.007762 0.611332 -1.712256 -0.069545 -1.361436 3.675905 -1.839803 1.561529 -1.378810 -1.169626 0.132047 2.247367 1.656621 -0.617628 1.243433 -0.611953 -1.138750
wb_dma_ch_arb/reg_state 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_sel/input_ch0_csr 4.127038 -0.711553 -0.077248 -1.898442 -0.251958 0.312522 -2.277861 6.282009 -0.713067 0.533987 -3.229924 3.458885 1.646546 -1.573573 2.620393 0.506128 -1.810440 0.534373 1.360315 3.338660
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.241429 -5.054347 -0.889048 -0.849405 2.680069 2.767023 0.292988 4.219925 -0.928649 2.701738 -1.264566 1.615050 3.359382 -0.466188 1.680059 -3.649996 1.376966 0.777359 1.130866 -0.376115
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_wb_mast 2.754465 4.284805 -2.670194 1.295686 0.699086 -0.483996 0.849438 -1.792481 -2.617751 -2.943893 1.623785 4.149998 2.565078 0.583893 -1.539734 0.452137 1.166427 1.349534 2.327570 3.124220
wb_dma_ch_sel/assign_124_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_de/always_18/stmt_1 -0.715077 0.333628 -0.037721 3.934315 -1.927533 0.984743 -0.558261 -2.318454 -2.508729 -0.435806 4.039188 -1.384929 2.630722 2.375218 -1.374014 2.345219 1.700224 -0.387849 2.085276 -0.204840
wb_dma_ch_rf/wire_ch_csr_dewe 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_ch_pri_enc/input_pri2 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_pri_enc/input_pri3 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_pri_enc/input_pri0 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_pri_enc/input_pri1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_if/input_slv_pt_in -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma/wire_de_adr1_we -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_sel/assign_6_pri1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.033435 -1.838753 -1.309596 2.251644 1.653816 2.693134 0.457154 6.393118 -2.597881 -2.013998 1.107574 -0.452542 2.228373 0.510090 0.176287 -1.333755 0.647836 0.367155 1.109258 -1.345869
wb_dma_rf/wire_csr -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.200435 1.843188 -0.732964 -1.711091 -0.742858 0.158484 -1.898765 -4.644202 2.078861 -2.980082 2.704304 0.259902 0.942311 -2.103599 0.527057 1.601504 -0.768325 -0.037812 3.322196 2.470974
wb_dma_ch_sel/always_37/if_1 2.365445 1.041111 -1.093746 -6.699412 0.724744 1.603669 1.525034 1.603831 2.747022 2.158142 -3.806798 0.403951 -1.125000 -0.542549 -2.389303 -0.606050 0.333891 0.022772 -0.033756 -2.863963
wb_dma_de/always_6/if_1/cond 3.066455 1.165367 2.068796 2.250612 2.233507 2.036186 -1.038209 -1.554528 -0.242607 -1.221615 -0.089366 -1.520216 1.619098 -0.801967 0.662704 1.733611 -1.243129 -2.483218 3.307593 3.318333
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.241429 -5.054347 -0.889048 -0.849405 2.680069 2.767023 0.292988 4.219925 -0.928649 2.701738 -1.264566 1.615050 3.359382 -0.466188 1.680059 -3.649996 1.376966 0.777359 1.130866 -0.376115
wb_dma_ch_rf/always_8/stmt_1 -1.039250 -0.488824 0.920102 0.393009 3.088022 0.452470 -0.063938 2.294696 2.154423 1.691180 -1.092796 -2.991668 -2.915417 2.010322 -0.936516 1.169042 -2.897987 -1.401995 -1.546139 -4.083564
wb_dma_ch_sel/assign_108_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_pri_enc/wire_pri9_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/wire_pri2 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/wire_pri3 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/wire_pri0 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/wire_pri1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_rf/input_ptr_set 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_rf/always_2/if_1/if_1 3.338984 2.664907 1.232238 -0.917978 -0.146002 -2.787814 -2.480160 1.249112 1.901132 -0.256483 -1.148215 4.566162 -4.168456 0.815601 -0.146207 -0.449964 -1.326513 -1.607945 2.261308 0.623572
wb_dma_de/assign_77_read_hold -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_pri_enc_sub/input_valid -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.499822 -2.238161 -1.418145 0.095352 0.325413 4.299389 2.616956 4.904708 -2.458946 -2.079876 0.487583 1.635805 0.960956 0.621197 -0.490785 -0.426779 0.542646 3.626679 1.124236 -1.136390
wb_dma_ch_rf/always_27/stmt_1 5.674109 2.535107 -1.743608 -2.661462 0.612317 -0.458649 -2.609728 0.871438 0.708201 -1.934304 -2.192380 0.642098 1.750149 -0.882158 0.334439 2.381402 0.241953 -1.063472 1.420181 0.277865
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.815219 -1.921369 -2.076466 2.796404 4.234981 1.485384 3.871252 2.278703 -1.126339 -1.097715 1.538463 0.278955 2.049018 -2.093603 -0.001712 -2.043221 -5.544112 4.023858 1.221113 2.522348
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_sel/wire_valid -0.853139 2.353989 -2.619845 -3.541065 -2.334694 -1.173983 0.438917 -0.955390 1.243745 3.395397 1.635325 1.919663 3.091584 -0.840670 -3.025696 0.540747 2.139363 1.143584 2.743081 -2.578858
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/wire_chunk_cnt_is_0_d 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/assign_109_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.060869 1.262111 0.775501 -0.571557 0.525415 -3.537983 -0.688589 3.130749 3.128002 -3.332458 2.694707 -1.926027 -1.771497 6.260173 -0.922890 -0.735499 -0.760764 -1.271621 1.022641 -0.568360
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_de/assign_75_mast1_dout 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma/constraint_csr 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_ch_rf/always_5/if_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_pri_enc/wire_pri21_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_157_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_wb_mast/assign_1/expr_1 1.114486 -2.477607 -1.623658 3.455457 0.941279 -0.194735 0.853138 -1.029502 0.263281 -1.167175 4.061346 3.347810 5.540731 -0.190740 0.970985 -1.370463 -0.696416 3.705683 2.995365 4.177057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_de/reg_mast1_adr 0.443695 -1.068040 -1.282586 -1.822022 -1.167298 -0.582670 2.243145 0.916529 2.157306 -2.384967 0.911798 0.520386 2.699286 2.158323 0.308961 3.666495 -1.779990 5.899554 1.358253 1.410708
wb_dma_ch_pri_enc/wire_pri17_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/input_ch2_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_ch_rf/assign_13_ch_txsz_we 2.541786 0.744229 1.184943 1.362101 2.452639 3.178289 -0.164948 -0.824632 -0.473062 0.934459 -1.472166 -3.011564 2.323184 -2.736310 -0.217975 1.871079 1.501807 -2.816263 1.826568 -1.231330
wb_dma_ch_sel/assign_130_req_p0 3.033435 -1.838753 -1.309596 2.251644 1.653816 2.693134 0.457154 6.393118 -2.597881 -2.013998 1.107574 -0.452542 2.228373 0.510090 0.176287 -1.333755 0.647836 0.367155 1.109258 -1.345869
wb_dma_ch_arb/always_1/if_1/stmt_2 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_sel/assign_106_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_pri_enc/wire_pri28_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_rf/always_11/if_1/if_1 2.139252 -1.703684 -2.356777 0.895597 3.115806 0.865216 -0.063894 4.395463 0.590027 -1.535143 2.480398 1.284883 0.631662 -0.521203 0.587700 -1.459800 -0.572602 1.828888 1.910876 -2.906576
wb_dma_wb_if/wire_slv_adr 0.363066 -1.209388 1.995494 -4.186929 -0.219823 -2.971210 -0.109261 0.401607 3.941920 -1.091595 1.627641 0.769394 -0.931802 3.431669 1.021986 -5.504903 -2.325225 -0.464826 3.664404 6.273711
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_sel/input_ch1_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma/wire_pt1_sel_i 0.792832 -2.508280 0.881573 2.163423 1.252317 3.121450 3.523334 -0.276793 -1.356156 -0.685811 0.414384 1.335184 3.542862 0.957900 0.387278 0.635830 -0.479219 3.796315 2.224745 3.681408
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma/wire_pt1_sel_o -0.999302 -2.761593 -0.109488 1.698972 0.357349 1.157350 -0.468678 -0.038474 1.171123 -0.016418 1.661394 1.188810 -2.000423 -3.293614 1.079338 -1.601091 -2.448913 1.831313 0.482225 -0.907827
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_pri_enc/inst_u16 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/always_48/case_1 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_sel/input_ch7_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
assert_wb_dma_rf/input_ch0_txsz 0.084509 -1.111371 1.645722 2.019511 0.975447 -0.013646 -0.296400 -2.546583 1.653430 -3.287980 3.255383 -2.801567 -0.274987 1.002424 1.114086 -0.917099 0.330746 -0.780627 1.017667 0.877999
assert_wb_dma_rf 0.041032 -1.355533 1.535399 0.565877 0.624628 -1.857946 -0.823606 -2.136199 3.385234 -3.268437 2.525570 -2.572837 -0.223875 0.572152 2.584799 0.455961 -0.071110 0.011805 0.289643 0.601795
wb_dma_ch_rf/reg_ch_am0_r -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_rf/always_4/if_1 -3.389546 -2.197664 3.130016 1.845316 -1.771030 1.337132 0.674729 -3.709296 0.762010 0.457108 2.864930 -0.283102 -3.545831 1.113199 0.433385 0.954963 -0.140826 0.177429 0.375533 -0.577114
wb_dma_de/always_4/if_1/if_1/stmt_1 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_de/always_14/stmt_1/expr_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/wire_use_ed 2.624603 -2.579591 2.294725 -1.350865 1.127910 4.657828 1.909252 1.587036 -3.022314 3.066148 -3.546176 5.825403 -3.150779 4.440885 -0.766227 -1.296698 1.138754 1.720933 2.276676 0.074667
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.509855 0.323769 0.952333 0.286432 1.144110 -1.682691 -0.676697 0.367358 2.902168 2.829911 1.352052 -0.474728 -2.197931 2.873444 -1.263453 1.397091 -3.033540 -0.344251 1.065636 -2.544177
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/input_nd_i 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
assert_wb_dma_ch_sel/input_req_i 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_rf/reg_ch_rl 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_de/reg_paused -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_wb_if/wire_mast_drdy 2.149425 1.191000 -4.259492 0.002555 -1.990602 3.539649 -3.352123 -2.500864 -5.128528 -1.047710 3.294761 3.214266 -0.329346 -1.277947 -1.469575 -0.100693 0.359637 -0.134981 3.420027 -0.676380
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.261686 1.416598 0.716473 -1.312822 -1.516668 1.230542 0.223070 0.054356 1.251027 -2.026266 1.600908 0.090801 -1.194161 2.983305 -1.462330 3.620427 1.521674 0.847713 1.857893 -2.508091
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/assign_100_valid/expr_1 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_wb_if/inst_u1 -0.440657 -0.345447 -2.268792 -3.145735 -0.269533 -2.251990 1.980607 -1.197782 2.093904 -0.379034 1.707779 -0.238544 3.345126 -1.118974 -1.157593 -3.893124 1.707410 1.050711 1.348505 0.247415
wb_dma_wb_if/inst_u0 2.754465 4.284805 -2.670194 1.295686 0.699086 -0.483996 0.849438 -1.792481 -2.617751 -2.943893 1.623785 4.149998 2.565078 0.583893 -1.539734 0.452137 1.166427 1.349534 2.327570 3.124220
wb_dma_ch_sel 2.808617 1.327365 -1.717291 -3.391555 -0.122748 0.488841 -1.586394 3.082489 -0.903436 2.465005 -3.240533 1.315147 0.745744 0.305760 -1.317552 0.082161 0.042263 -1.345405 0.507299 -1.020585
wb_dma_rf/input_de_csr_we 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_rf/wire_ch0_adr0 -0.217423 -2.275514 1.538881 -2.338236 -2.366987 0.797693 -1.314436 1.191751 -0.060004 1.074075 0.735945 1.403320 -2.469428 6.889361 0.254471 1.635426 -1.072042 1.151677 1.433687 0.679879
wb_dma_rf/wire_ch0_adr1 0.451360 -0.989810 1.409337 2.728885 -0.023340 -0.667108 -0.740874 -1.080811 1.141736 -3.339555 3.689152 -3.635552 1.877211 1.004147 1.262164 -0.511783 2.139214 -1.349281 0.876740 0.406249
wb_dma_de/always_9/stmt_1/expr_1 1.538342 -1.451075 0.522674 3.407740 3.128175 2.877985 -0.676419 3.026980 -2.368443 -0.531918 -1.046330 -2.793892 2.004137 -0.194836 1.496683 2.389681 -2.077451 -0.510717 0.858784 0.495518
wb_dma_ch_sel/always_42/case_1/cond 2.825089 2.187902 0.639099 -1.933921 -0.238162 1.594088 -0.618587 -0.658631 1.020186 -0.077348 -2.548995 2.597013 -3.118086 -0.995419 -0.930723 2.952054 -1.873861 0.215276 0.418169 -0.440749
wb_dma_wb_slv/input_wb_cyc_i -0.377190 1.529113 -0.877235 1.049979 -0.787013 0.382203 3.987731 3.125364 -1.165489 -4.571107 1.974086 -1.372565 2.543255 -0.256119 -2.179246 0.006736 -3.704788 3.707391 2.265993 4.142179
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_de/reg_tsz_cnt 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_sel/reg_ndr 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_de/assign_83_wr_ack/expr_1 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_de/reg_de_txsz_we 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma_ch_rf/reg_pointer_sr -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_rf/input_de_adr1_we -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.743394 -5.428914 -0.791869 -2.576073 2.592131 3.863255 -0.324224 2.827417 -0.786236 3.093345 -1.778521 1.635199 1.835406 -0.542020 1.984731 -2.923104 -0.231550 1.213165 1.760947 0.015736
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_43/case_1/cond 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_rf/reg_ch_adr0_r -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_pri_enc/input_valid -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_pri_enc/reg_pri_out1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.145952 0.259615 0.016669 2.583842 -1.823009 1.909668 -0.218243 -3.830812 -2.302323 1.017983 3.076567 0.378833 0.986544 2.081231 -1.791181 2.425066 0.576557 0.458242 2.547835 -0.111972
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.831055 -0.537704 1.786603 0.648331 -0.614761 0.894300 1.813009 -3.353955 1.641143 2.165383 -0.286285 2.451916 -1.567501 0.971044 -1.089458 2.771628 -1.167171 2.419137 0.988205 -0.408476
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.537375 -0.977782 -0.874560 -2.270549 -0.010752 1.234147 0.957291 -1.133955 3.093426 -0.274381 2.239779 1.645769 -1.550845 -2.852604 -0.479691 -1.615553 2.110219 1.335416 0.599611 -4.243733
wb_dma_ch_sel/input_req_i 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_rf/assign_4_dma_abort/expr_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/always_1/case_1/stmt_8 -0.727804 -2.296204 2.825672 -0.977280 0.116590 0.348202 0.552967 0.541743 0.436866 2.148207 -1.476266 -0.250385 -2.236932 1.428947 2.169864 1.939110 0.639304 0.212137 0.851679 -1.235238
wb_dma_ch_rf/wire_ptr_inv 1.192615 -1.163434 0.287202 1.537070 1.618850 2.938278 2.388236 -0.017492 1.117525 0.537517 1.052723 0.207034 0.881913 -1.757795 -0.986858 0.989987 2.510958 1.460819 1.068135 -4.377888
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.329644 -1.369181 -0.366623 0.075506 1.342562 -0.341587 -1.082512 0.624415 1.263325 -1.474807 2.453604 2.061682 -0.674292 0.240707 1.291578 -2.686090 -1.657702 0.427363 2.398827 1.966115
wb_dma_ch_sel/assign_138_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_rf/always_1/case_1/stmt_1 -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_rf/always_1/case_1/stmt_6 -2.674419 -3.219371 0.854772 1.134051 1.218676 -0.914501 1.761295 2.503133 1.447981 -0.752667 2.721352 -3.022644 -2.415188 4.899406 -0.591826 -1.322148 -3.357782 0.969404 0.466885 -1.284099
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/always_43/case_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_sel/assign_9_pri2 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_pri_enc_sub/always_1/case_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_rf/always_2/if_1 3.338984 2.664907 1.232238 -0.917978 -0.146002 -2.787814 -2.480160 1.249112 1.901132 -0.256483 -1.148215 4.566162 -4.168456 0.815601 -0.146207 -0.449964 -1.326513 -1.607945 2.261308 0.623572
wb_dma/wire_dma_abort 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_wb_if/input_wb_stb_i 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma_rf/input_de_txsz 2.491075 -0.439971 0.275720 3.120961 2.978982 3.419591 -0.027686 2.768949 -2.365374 -0.583489 -1.189358 -1.576578 1.624025 -0.958539 0.517467 2.259988 -0.678517 -0.485429 0.943950 -0.806915
wb_dma_ch_pri_enc/wire_pri3_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/wire_gnt_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/wire_gnt_p0 3.239460 0.404806 -0.081185 -1.698312 -1.189700 1.765368 4.497373 1.264559 0.667211 -1.517561 -1.023428 0.888170 3.408391 -0.178334 -2.089731 0.518725 5.248447 2.791331 0.423596 -1.636568
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma/input_wb0_err_i 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.926745 -0.584264 1.020570 -0.837054 -2.004645 1.005942 1.605636 -1.117176 1.550884 -1.114503 2.304336 0.629774 -2.316430 1.318269 -0.822873 0.995547 1.548960 1.901470 -0.071042 -2.531905
wb_dma_ch_sel/always_44/case_1/stmt_1 0.117844 -0.662921 2.495032 -1.958877 -2.873983 -0.724697 0.933391 -1.099261 1.979391 -0.521214 0.454383 -0.456795 -0.747667 4.257415 0.463525 3.065892 0.047003 1.566150 1.970511 2.275051
wb_dma_wb_mast/wire_wb_data_o 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_de/always_6/if_1/if_1/stmt_1 1.217126 -2.154732 -1.238630 2.694627 5.137145 2.186738 0.165518 3.101176 -0.407422 1.645353 -0.656059 -0.861992 2.236169 -2.598826 0.977580 -0.277559 -0.993905 0.018739 0.449088 -2.651075
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/always_38/case_1/cond 4.320861 0.637009 -1.772980 -2.617739 0.780562 -0.371772 -3.333254 1.574537 1.108455 -1.354707 -0.696835 -1.239380 2.346327 -0.218693 1.180051 2.031121 0.145010 -1.375378 1.578168 -0.714551
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.797920 1.345071 1.239598 1.126824 0.325312 1.500143 -0.616884 -4.720934 0.963095 -1.099840 1.198695 -1.274215 1.869660 -2.346936 0.253228 2.723185 0.547345 -1.097566 3.001107 1.342001
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.491075 -0.439971 0.275720 3.120961 2.978982 3.419591 -0.027686 2.768949 -2.365374 -0.583489 -1.189358 -1.576578 1.624025 -0.958539 0.517467 2.259988 -0.678517 -0.485429 0.943950 -0.806915
wb_dma_de/assign_4_use_ed 2.624603 -2.579591 2.294725 -1.350865 1.127910 4.657828 1.909252 1.587036 -3.022314 3.066148 -3.546176 5.825403 -3.150779 4.440885 -0.766227 -1.296698 1.138754 1.720933 2.276676 0.074667
assert_wb_dma_wb_if/assert_a_wb_stb -1.671101 -2.291761 1.058162 3.010363 -0.540365 1.983220 1.040327 0.058963 0.225442 -0.205068 2.135347 0.443391 -1.573576 -2.088929 0.155799 -0.582840 -1.346474 2.168794 0.598799 -0.934753
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.093953 -0.774493 0.235173 1.509543 2.799014 2.568954 -1.092836 4.116915 -0.494010 -0.526913 0.053236 -1.268389 0.248583 0.711174 0.454066 1.734731 -0.500622 -0.998371 1.756396 -2.635386
wb_dma_ch_sel/assign_132_req_p0 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_rf/always_25/if_1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_de/wire_rd_ack 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma/wire_slv0_adr 0.733251 -1.773099 3.491355 -3.179351 -0.262909 -1.730815 -0.325713 1.030890 4.185908 -0.223580 0.368740 -0.598792 -1.008676 2.481143 0.998163 -5.191056 -2.511063 -2.064832 2.650951 6.134295
wb_dma_wb_slv/input_wb_stb_i 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma_ch_sel/assign_96_valid/expr_1 4.323558 -0.221024 -4.114946 -1.647840 -1.283011 -2.362173 -3.606599 0.158041 -0.462535 0.475525 -0.502002 2.922171 1.590153 6.038200 -0.508791 2.722093 0.057435 1.168735 0.973238 -0.619083
wb_dma_ch_sel/always_4/stmt_1 4.320861 0.637009 -1.772980 -2.617739 0.780562 -0.371772 -3.333254 1.574537 1.108455 -1.354707 -0.696835 -1.239380 2.346327 -0.218693 1.180051 2.031121 0.145010 -1.375378 1.578168 -0.714551
wb_dma_rf/wire_pointer2_s -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_de/reg_chunk_dec 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_de/reg_chunk_cnt_is_0_r 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma/wire_wb0_cyc_o -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.722301 1.651416 -2.597821 -3.431952 0.068022 0.669175 3.646270 -0.167442 0.859754 2.353074 -0.737801 2.677104 3.004600 0.076852 -3.562929 -0.551318 2.178226 2.893264 1.022752 -1.749680
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.682483 2.071720 -0.313091 -3.807915 -1.125473 3.940172 3.110155 2.510739 0.086122 -1.243725 -1.902734 1.391117 -1.699764 -2.557860 -3.208076 -2.140402 2.500211 0.061821 0.608169 -1.723468
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_rf/reg_ch_adr1_r -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma/input_wb0_cyc_i 0.258650 1.722814 -0.367482 0.864291 3.567690 -0.531243 5.180198 1.531211 -0.995722 -3.028516 1.348931 -0.026420 3.553571 3.947299 -0.960053 1.278593 -2.216699 2.681665 2.217419 4.656082
wb_dma_ch_sel/always_8/stmt_1 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_wb_slv -0.440657 -0.345447 -2.268792 -3.145735 -0.269533 -2.251990 1.980607 -1.197782 2.093904 -0.379034 1.707779 -0.238544 3.345126 -1.118974 -1.157593 -3.893124 1.707410 1.050711 1.348505 0.247415
wb_dma_de/inst_u0 -1.587149 -3.993263 -1.013850 -2.068586 -2.298631 1.275163 -0.350388 -0.746208 1.526976 0.927264 1.626126 1.400573 -0.075705 2.767531 0.655022 2.556204 -0.256647 4.404455 -1.142467 -2.681781
wb_dma_de/inst_u1 -1.163123 -4.038897 -0.600331 1.361058 1.213901 0.976122 2.601884 0.786001 1.438370 1.296556 1.156448 -0.655176 3.826360 -0.113113 0.801734 0.985227 0.508759 3.878073 0.266225 -1.689225
wb_dma_pri_enc_sub/input_pri_in 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/assign_101_valid/expr_1 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/reg_de_adr1_we -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.801245 2.139485 -1.620543 -1.569855 -0.616324 -2.363241 -0.717345 -2.462579 2.557552 -2.194107 0.840558 2.358016 3.427423 -0.158305 -0.040633 2.501041 1.046917 1.884387 2.794245 1.493074
wb_dma_ch_sel/always_46/case_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_rf/assign_11_ch_csr_we 2.598301 -0.622619 -2.895427 -4.047956 0.176837 0.488721 2.851571 3.808748 -1.337664 -0.607534 -0.969941 0.233164 3.936888 1.852942 -1.828135 -2.820368 2.660415 1.578141 1.275643 -0.014565
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.558812 -0.204471 1.789279 3.396556 2.984370 3.831278 -0.145722 -0.442131 -0.732382 0.851313 -1.812265 -1.321824 -0.154055 -2.730265 0.576074 3.579294 -1.426206 -0.968313 0.537953 -1.384694
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma/wire_de_adr0_we 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_wb_slv/wire_rf_sel -0.768998 4.472891 -0.238573 1.959052 1.608526 -3.430858 0.313333 4.596007 0.964116 -3.125730 3.426146 -0.694826 -2.067897 4.537257 -1.970050 0.047772 -0.910321 -1.074839 0.038472 -1.705721
assert_wb_dma_wb_if -1.671101 -2.291761 1.058162 3.010363 -0.540365 1.983220 1.040327 0.058963 0.225442 -0.205068 2.135347 0.443391 -1.573576 -2.088929 0.155799 -0.582840 -1.346474 2.168794 0.598799 -0.934753
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/assign_120_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma/wire_wb1s_data_o 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_de/wire_adr0_cnt_next1 -1.587149 -3.993263 -1.013850 -2.068586 -2.298631 1.275163 -0.350388 -0.746208 1.526976 0.927264 1.626126 1.400573 -0.075705 2.767531 0.655022 2.556204 -0.256647 4.404455 -1.142467 -2.681781
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma/wire_pt0_sel_o 0.792832 -2.508280 0.881573 2.163423 1.252317 3.121450 3.523334 -0.276793 -1.356156 -0.685811 0.414384 1.335184 3.542862 0.957900 0.387278 0.635830 -0.479219 3.796315 2.224745 3.681408
wb_dma/wire_pt0_sel_i -0.999302 -2.761593 -0.109488 1.698972 0.357349 1.157350 -0.468678 -0.038474 1.171123 -0.016418 1.661394 1.188810 -2.000423 -3.293614 1.079338 -1.601091 -2.448913 1.831313 0.482225 -0.907827
wb_dma_ch_rf/always_11 2.139252 -1.703684 -2.356777 0.895597 3.115806 0.865216 -0.063894 4.395463 0.590027 -1.535143 2.480398 1.284883 0.631662 -0.521203 0.587700 -1.459800 -0.572602 1.828888 1.910876 -2.906576
wb_dma_ch_rf/always_10 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_rf/always_17 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_rf/always_19 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_ch_rf/input_de_csr_we 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_ch_sel/assign_147_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.880185 -1.188831 0.588796 1.245506 1.537469 0.528162 -0.243554 2.831191 0.102964 -1.594930 2.020598 -0.486776 -0.448447 2.167512 0.759785 -0.549314 -0.961969 0.049210 1.798443 0.055667
wb_dma_wb_if/wire_slv_dout 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 2.809547 1.801405 -0.344141 -0.290676 1.695235 -0.205009 -3.802219 0.518167 0.325571 0.370445 -0.008164 0.869564 0.273755 -1.327228 0.911287 1.025266 -2.695563 -2.331363 3.788070 1.632257
wb_dma/wire_pointer 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_de/assign_75_mast1_dout/expr_1 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma/wire_ch3_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_ch_rf/assign_27_ptr_inv 1.192615 -1.163434 0.287202 1.537070 1.618850 2.938278 2.388236 -0.017492 1.117525 0.537517 1.052723 0.207034 0.881913 -1.757795 -0.986858 0.989987 2.510958 1.460819 1.068135 -4.377888
wb_dma_de/reg_adr1_inc -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_sel/input_ch6_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_de/input_mast0_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/assign_68_de_txsz/expr_1 1.968560 -0.161953 0.521261 2.554660 3.066837 2.671438 -1.788127 0.780994 -1.769426 0.181859 -1.792724 -3.909301 2.304500 -1.163995 1.336396 3.744629 -1.509957 -2.095347 1.022254 -0.108173
wb_dma/wire_ch2_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_rf/input_ndnr 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/always_19/stmt_1 0.443695 -1.068040 -1.282586 -1.822022 -1.167298 -0.582670 2.243145 0.916529 2.157306 -2.384967 0.911798 0.520386 2.699286 2.158323 0.308961 3.666495 -1.779990 5.899554 1.358253 1.410708
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.197780 -0.662706 2.342738 0.658964 0.973419 1.444503 -1.816862 0.133589 0.464253 -0.376041 0.061810 0.075105 -1.514851 1.376110 1.038857 0.034661 -1.421782 -2.157863 1.937766 2.031716
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.781730 -5.327877 1.448516 0.921454 -0.200515 1.751474 -2.096182 -0.810688 3.120878 2.990443 -0.020763 1.836767 2.037182 1.368986 0.546129 -2.014395 0.472581 -0.637418 0.328577 1.649428
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/assign_78_mast0_go/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma/assign_6_pt1_sel_i 0.792832 -2.508280 0.881573 2.163423 1.252317 3.121450 3.523334 -0.276793 -1.356156 -0.685811 0.414384 1.335184 3.542862 0.957900 0.387278 0.635830 -0.479219 3.796315 2.224745 3.681408
wb_dma/wire_mast1_adr 0.443695 -1.068040 -1.282586 -1.822022 -1.167298 -0.582670 2.243145 0.916529 2.157306 -2.384967 0.911798 0.520386 2.699286 2.158323 0.308961 3.666495 -1.779990 5.899554 1.358253 1.410708
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/input_dma_busy -1.039250 -0.488824 0.920102 0.393009 3.088022 0.452470 -0.063938 2.294696 2.154423 1.691180 -1.092796 -2.991668 -2.915417 2.010322 -0.936516 1.169042 -2.897987 -1.401995 -1.546139 -4.083564
wb_dma_de/reg_adr1_cnt -0.955963 -2.850726 -0.586924 2.002758 0.526345 -0.553451 1.580594 0.621867 1.585032 0.430541 2.532159 -1.902309 5.057677 0.711431 0.549744 1.089437 1.525958 2.407274 0.704264 -1.397640
wb_dma_ch_sel/always_42/case_1/stmt_4 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_ch_sel/always_42/case_1/stmt_2 1.913883 0.412576 0.049373 1.710014 2.585242 1.731669 -0.071468 -2.248473 1.319610 -0.804432 0.800628 1.657060 -0.162624 -4.324252 0.667845 0.596080 -1.159837 0.488987 2.166941 -0.117570
wb_dma_ch_sel/always_42/case_1/stmt_3 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/always_42/case_1/stmt_1 3.598950 -2.585669 1.307132 -1.711963 -0.569816 6.523203 0.215881 5.388946 -4.513165 -0.135467 -3.269694 1.224858 -0.840346 1.263014 0.940599 0.086825 -0.412622 0.287915 0.734912 2.239249
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.389546 -2.197664 3.130016 1.845316 -1.771030 1.337132 0.674729 -3.709296 0.762010 0.457108 2.864930 -0.283102 -3.545831 1.113199 0.433385 0.954963 -0.140826 0.177429 0.375533 -0.577114
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.461908 -0.276623 3.745164 1.191025 -1.872372 1.246729 2.006774 3.381282 2.446692 -0.232553 -0.715097 -2.429759 2.371083 3.212786 -1.591687 2.007696 0.314365 -0.192930 -0.232065 2.013747
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.502033 -5.037250 1.377628 0.538516 -1.331849 2.393637 -0.816643 0.563812 3.989984 2.578784 0.356650 1.053189 2.345796 0.345768 -0.474538 -2.330324 -0.909482 -0.232688 0.215474 2.208574
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.043274 -3.003669 -1.100073 0.529230 1.128882 3.089768 2.284481 5.549415 -1.801325 -1.556534 0.917619 0.558919 0.569532 1.531483 0.172966 -0.974807 -0.329769 3.301880 0.768456 -1.156173
wb_dma/wire_txsz 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_de/always_14/stmt_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_wb_slv/reg_rf_ack 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 4.320861 0.637009 -1.772980 -2.617739 0.780562 -0.371772 -3.333254 1.574537 1.108455 -1.354707 -0.696835 -1.239380 2.346327 -0.218693 1.180051 2.031121 0.145010 -1.375378 1.578168 -0.714551
wb_dma/wire_de_csr_we 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.768998 4.472891 -0.238573 1.959052 1.608526 -3.430858 0.313333 4.596007 0.964116 -3.125730 3.426146 -0.694826 -2.067897 4.537257 -1.970050 0.047772 -0.910321 -1.074839 0.038472 -1.705721
wb_dma/wire_ch1_txsz 0.539815 -1.012702 0.604167 1.145362 1.450369 0.899806 -0.022897 -3.740749 1.807795 -0.884044 1.603159 1.930631 0.043706 -2.564221 1.446375 0.042618 -2.485964 1.478824 2.306654 3.000893
wb_dma_rf/inst_u9 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u8 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u7 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_rf/inst_u6 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_rf/inst_u5 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_rf/inst_u4 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_rf/inst_u3 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_rf/inst_u1 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_rf/inst_u0 2.036498 0.150017 -0.821991 -3.813595 -0.873566 -1.198252 -1.899980 3.184614 -0.207073 1.712079 -2.376928 -0.348192 1.613594 1.922368 0.023969 -0.946463 0.265785 -1.795784 0.694569 1.002769
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.241429 -5.054347 -0.889048 -0.849405 2.680069 2.767023 0.292988 4.219925 -0.928649 2.701738 -1.264566 1.615050 3.359382 -0.466188 1.680059 -3.649996 1.376966 0.777359 1.130866 -0.376115
wb_dma_inc30r/assign_2_out -1.708675 -4.896959 -0.329447 1.391671 1.671485 1.184760 1.848197 2.627868 0.451688 2.400454 -0.176882 -1.302171 2.796439 0.349195 2.002565 2.080930 0.492811 3.338231 -1.222025 -3.341513
wb_dma/wire_mast1_din 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_ch_sel/assign_2_pri0 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_rf/input_de_adr0_we 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_wb_mast/always_1/if_1/stmt_1 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_ch_sel/always_48/case_1/cond 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_rf/input_wb_rf_we 3.784997 -0.326532 -2.093222 -4.493576 0.768469 -1.194337 1.373869 -0.208470 1.143695 -3.277374 -2.337052 -1.635699 2.575848 1.113607 -0.574064 -2.744911 3.852934 0.165809 -1.173906 -0.449466
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/assign_7_pt0_sel_i -0.999302 -2.761593 -0.109488 1.698972 0.357349 1.157350 -0.468678 -0.038474 1.171123 -0.016418 1.661394 1.188810 -2.000423 -3.293614 1.079338 -1.601091 -2.448913 1.831313 0.482225 -0.907827
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.192615 -1.163434 0.287202 1.537070 1.618850 2.938278 2.388236 -0.017492 1.117525 0.537517 1.052723 0.207034 0.881913 -1.757795 -0.986858 0.989987 2.510958 1.460819 1.068135 -4.377888
wb_dma_wb_mast/wire_mast_pt_out -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
assert_wb_dma_ch_arb/input_state 2.330934 -2.125354 -0.495925 1.145880 1.978175 1.735471 -0.266434 5.075511 -0.445506 -1.999098 2.535869 -0.292105 0.400646 2.736292 0.667696 -0.194112 -0.097204 0.931894 2.435079 -1.884127
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/always_8/stmt_1/expr_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma/wire_ch0_csr 4.034556 -0.397487 -2.523801 -2.782799 0.528373 0.427560 -2.186613 4.013319 0.637405 0.156109 -3.146968 3.065015 2.770921 -1.065765 0.460792 0.827119 -3.977996 2.331642 0.317677 2.484883
wb_dma_de/assign_69_de_adr0/expr_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_wb_slv/wire_pt_sel -1.815219 -1.921369 -2.076466 2.796404 4.234981 1.485384 3.871252 2.278703 -1.126339 -1.097715 1.538463 0.278955 2.049018 -2.093603 -0.001712 -2.043221 -5.544112 4.023858 1.221113 2.522348
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.235650 2.731341 0.413474 -0.170820 -1.052759 -1.707119 -3.005271 1.814248 0.705370 2.388872 0.009966 5.436389 -2.347597 -0.057326 -0.765341 0.884311 -0.866506 -1.099401 3.526886 -0.669311
wb_dma_ch_sel/wire_de_start 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_wb_mast/assign_3_mast_drdy 2.149425 1.191000 -4.259492 0.002555 -1.990602 3.539649 -3.352123 -2.500864 -5.128528 -1.047710 3.294761 3.214266 -0.329346 -1.277947 -1.469575 -0.100693 0.359637 -0.134981 3.420027 -0.676380
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_de/always_5/stmt_1 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/input_mast1_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/reg_mast0_adr -0.715077 0.333628 -0.037721 3.934315 -1.927533 0.984743 -0.558261 -2.318454 -2.508729 -0.435806 4.039188 -1.384929 2.630722 2.375218 -1.374014 2.345219 1.700224 -0.387849 2.085276 -0.204840
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_ch_rf/assign_15_ch_am0_we -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_rf/inst_u2 3.327766 -0.468817 -1.808973 -3.261001 -2.090054 2.832598 0.055099 -0.696778 -1.995942 -0.082871 -1.705902 1.141417 1.930269 -1.124680 -0.922832 -0.188326 3.966695 -0.096237 -0.104549 -0.957004
wb_dma_ch_rf/wire_ch_adr1_dewe -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_rf/always_17/if_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_de/assign_71_de_csr 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/always_42/case_1 3.533033 -1.233728 0.012604 -1.129872 -0.026314 3.851304 0.575896 4.448822 -3.281600 0.508588 -3.184191 4.529862 -1.816767 0.923011 -0.087479 -0.939988 -1.662904 1.244797 0.505819 2.247696
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_sel/always_6/stmt_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_rf/reg_ch_chk_sz_r 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_sel/always_3/stmt_1 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma/wire_pointer2_s -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.204695 0.782869 0.443182 3.409268 3.245142 -0.551275 1.621529 0.473376 0.898434 1.119083 2.845192 0.710405 -1.382058 0.863669 -0.348902 1.258373 -1.935933 0.944677 0.323695 -2.241643
wb_dma_ch_rf/input_de_txsz 2.491075 -0.439971 0.275720 3.120961 2.978982 3.419591 -0.027686 2.768949 -2.365374 -0.583489 -1.189358 -1.576578 1.624025 -0.958539 0.517467 2.259988 -0.678517 -0.485429 0.943950 -0.806915
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_wb_if/input_pt_sel_i 0.289891 -3.998967 -1.181286 2.418742 -0.591172 2.468144 1.032513 0.397689 -0.826513 -1.400853 1.882623 1.914225 2.756623 -3.086793 0.806429 -2.235822 -2.285922 4.822651 2.468163 2.971561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.472284 0.684632 -1.260968 2.386928 -2.072016 4.534727 -1.351189 -4.609333 -4.503585 -0.129501 3.111830 1.871112 0.969925 -1.251009 -1.849045 1.054267 1.580146 -0.578409 3.559888 0.035389
wb_dma/wire_mast0_go -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_1/stmt_1 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_ch_rf/always_10/if_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_165_req_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.817790 -0.054456 0.744857 3.506227 2.212934 3.699568 1.278609 -0.995280 -1.083318 -1.007300 0.054078 -0.297879 1.231594 -2.698855 0.107915 2.813209 0.040989 0.916977 1.365890 -0.840174
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/always_2/stmt_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/assign_115_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.220213 -4.123113 0.389479 -1.186902 3.790929 2.277489 -1.371810 0.286733 -0.543498 4.310124 -3.940689 3.265692 -0.411871 -0.531099 2.474295 -0.792006 -0.194293 0.348446 1.230951 -1.100595
wb_dma/wire_de_txsz 1.968560 -0.161953 0.521261 2.554660 3.066837 2.671438 -1.788127 0.780994 -1.769426 0.181859 -1.792724 -3.909301 2.304500 -1.163995 1.336396 3.744629 -1.509957 -2.095347 1.022254 -0.108173
wb_dma_wb_slv/input_slv_pt_in -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
assert_wb_dma_ch_sel/input_ch0_csr 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.253611 0.745723 -0.567351 1.699106 -1.177897 3.152832 -2.114192 -5.959857 -2.224987 0.410380 2.525709 -0.379318 2.477578 -1.744153 -0.725784 2.485015 0.694687 -1.415076 3.862214 0.990098
wb_dma_ch_sel/assign_149_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/wire_adr0_cnt_next -1.587149 -3.993263 -1.013850 -2.068586 -2.298631 1.275163 -0.350388 -0.746208 1.526976 0.927264 1.626126 1.400573 -0.075705 2.767531 0.655022 2.556204 -0.256647 4.404455 -1.142467 -2.681781
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.914376 0.766956 -1.875545 -1.803335 1.514092 0.419727 -2.255650 3.664970 -2.067897 1.603063 -2.423702 1.991179 3.996938 -0.430008 0.089082 -1.233193 0.967832 -1.696891 3.577272 1.512916
wb_dma_ch_rf/always_23/if_1/block_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_rf/wire_ch0_txsz 3.981233 -0.089146 2.131219 1.790184 3.483838 2.791670 -1.058711 -1.799227 -0.747083 -3.047010 -1.590230 -3.980380 0.820335 -2.044243 1.842920 -0.263646 0.147620 -3.558911 1.530484 2.451534
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.283665 2.565739 1.779430 -1.752505 -1.751539 -0.935721 -1.328919 -4.773676 2.719791 -0.333267 -0.231207 0.822272 -1.356926 2.329925 -0.785975 4.105921 0.446881 -0.824773 2.078936 0.784226
wb_dma_de/always_6/if_1/if_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_sel/assign_128_req_p0 3.033435 -1.838753 -1.309596 2.251644 1.653816 2.693134 0.457154 6.393118 -2.597881 -2.013998 1.107574 -0.452542 2.228373 0.510090 0.176287 -1.333755 0.647836 0.367155 1.109258 -1.345869
wb_dma_de/assign_77_read_hold/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/wire_de_adr0 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_de/wire_de_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_wb_mast/always_4 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_wb_mast/always_1 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_rf/wire_ch3_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_ch_rf/reg_ptr_valid 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_sel/always_9/stmt_1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_rf/assign_6_csr_we/expr_1 4.015007 2.057347 1.242238 -1.869368 0.972924 -1.281134 -0.729835 0.939015 2.072918 -1.813926 -2.539318 2.642268 -4.768087 1.420683 -0.206053 -0.387631 -0.793416 -1.295670 0.139736 0.075998
wb_dma_ch_sel/assign_154_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma/wire_ch5_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_pri_enc/wire_pri10_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_20_ch_done_we 5.020942 1.171767 -1.106425 -1.226629 1.844509 1.838969 -1.131247 2.244675 0.154473 -1.380309 -0.587150 1.679148 0.459431 -1.187866 -0.193626 0.445064 -0.008231 -0.404327 2.769413 -0.721112
wb_dma_wb_mast/input_wb_ack_i 2.513045 5.040911 -2.460301 0.473510 1.636235 1.215926 0.556106 -4.220181 -3.432925 -1.640842 0.167463 4.998522 -0.036005 -0.783277 -1.963814 0.901017 0.293086 0.665272 2.609448 2.287789
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_rf/input_dma_rest -0.831055 -0.537704 1.786603 0.648331 -0.614761 0.894300 1.813009 -3.353955 1.641143 2.165383 -0.286285 2.451916 -1.567501 0.971044 -1.089458 2.771628 -1.167171 2.419137 0.988205 -0.408476
wb_dma_ch_sel/always_5/stmt_1 2.011855 -0.422223 -1.040161 -2.446593 0.832937 -0.316600 -4.351184 0.407254 1.707172 1.977750 -0.424070 -0.022598 1.698053 -1.434716 1.846497 2.121422 -2.270748 -1.189473 3.132181 0.075507
wb_dma_ch_sel/always_40/case_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma/wire_de_csr 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.914376 0.766956 -1.875545 -1.803335 1.514092 0.419727 -2.255650 3.664970 -2.067897 1.603063 -2.423702 1.991179 3.996938 -0.430008 0.089082 -1.233193 0.967832 -1.696891 3.577272 1.512916
wb_dma_ch_sel/always_37/if_1/if_1 2.365445 1.041111 -1.093746 -6.699412 0.724744 1.603669 1.525034 1.603831 2.747022 2.158142 -3.806798 0.403951 -1.125000 -0.542549 -2.389303 -0.606050 0.333891 0.022772 -0.033756 -2.863963
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_rf/always_10/if_1/if_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/input_ch3_adr0 -0.926745 -0.584264 1.020570 -0.837054 -2.004645 1.005942 1.605636 -1.117176 1.550884 -1.114503 2.304336 0.629774 -2.316430 1.318269 -0.822873 0.995547 1.548960 1.901470 -0.071042 -2.531905
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_de/wire_de_txsz 1.968560 -0.161953 0.521261 2.554660 3.066837 2.671438 -1.788127 0.780994 -1.769426 0.181859 -1.792724 -3.909301 2.304500 -1.163995 1.336396 3.744629 -1.509957 -2.095347 1.022254 -0.108173
wb_dma_rf/input_de_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_rf/input_de_adr0 -0.877158 0.134089 0.599502 -2.864316 -2.053021 1.059040 -2.696529 0.441447 -1.300512 0.380385 0.660451 0.730985 -5.373620 3.766354 0.160154 2.011696 -0.156293 -0.923504 -0.282797 -3.070241
wb_dma_de/always_2/if_1 -0.404833 -2.495765 0.813227 -4.402270 -3.293597 0.210421 -1.256718 -0.179841 2.098754 0.904052 0.355570 0.070515 -1.627905 4.447248 0.727182 2.847220 0.746101 1.662236 -0.172202 -1.971728
wb_dma_ch_sel/assign_102_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.427139 -0.517093 -2.557272 -4.213432 -0.431904 0.401260 4.088264 0.922742 -0.167233 -0.165664 0.088374 1.527254 3.756993 1.695410 -2.089720 -2.020568 1.675959 3.193534 1.972923 1.395391
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_wb_mast/assign_4_mast_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_ch_rf/always_2/if_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma/input_wb1_err_i 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_sel/assign_121_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_sel/assign_4_pri1 1.023724 -1.082590 -0.748596 1.635726 3.353316 1.387552 -0.275444 1.027100 1.747011 -0.009097 1.260758 1.269118 -1.277271 -2.739033 0.755107 0.399237 -1.642513 1.114157 1.085541 -3.358491
wb_dma_de/always_2/if_1/cond 0.669355 -1.192920 -0.279671 -2.329034 -1.366994 -1.629572 -1.099739 -0.383429 3.458010 -0.210200 1.080459 -0.472480 1.708892 3.374875 0.865689 4.748860 -0.524840 2.652032 1.344209 -1.075691
wb_dma_ch_rf/reg_ch_csr_r -0.364009 1.613764 -2.253974 -2.176525 -1.109750 -0.594143 1.170796 -0.496708 0.409666 3.691130 0.893168 3.704059 3.060704 -0.241868 -3.003434 -0.640276 1.294971 1.951759 3.034185 -0.963161
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_wb_if/wire_slv_we 2.689457 -0.615150 -2.277035 -4.762503 -0.210850 -1.809327 2.501121 -2.740812 2.173132 -3.256756 -1.137164 0.033185 1.974996 2.028041 -1.108014 -2.207697 2.700695 2.283681 -0.942686 0.455356
wb_dma_de/assign_70_de_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_sel/always_38/case_1/stmt_4 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/reg_ch_sel_r 2.365445 1.041111 -1.093746 -6.699412 0.724744 1.603669 1.525034 1.603831 2.747022 2.158142 -3.806798 0.403951 -1.125000 -0.542549 -2.389303 -0.606050 0.333891 0.022772 -0.033756 -2.863963
wb_dma_ch_sel/always_38/case_1/stmt_1 2.040172 1.511941 1.519956 -0.703465 0.469697 -1.413510 -2.026757 1.442032 2.092830 1.206959 -1.036614 -2.743889 4.000802 0.768989 0.664116 4.324297 -0.265798 -1.891292 3.112234 0.601967
wb_dma_ch_sel/always_38/case_1/stmt_3 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/always_38/case_1/stmt_2 1.913883 0.412576 0.049373 1.710014 2.585242 1.731669 -0.071468 -2.248473 1.319610 -0.804432 0.800628 1.657060 -0.162624 -4.324252 0.667845 0.596080 -1.159837 0.488987 2.166941 -0.117570
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_pri_enc/wire_pri30_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/reg_ch_sel_d 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_rf/assign_14_ch_adr0_we -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_rf/wire_ch1_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.514745 -4.564837 2.435589 -0.435858 -1.763951 0.511584 1.079392 -3.551700 4.167956 3.217469 2.017796 -1.601931 3.158931 2.660757 0.790460 1.839147 2.002742 1.925339 1.950475 0.302592
wb_dma_rf/wire_pause_req 1.718361 3.090497 -0.229763 -1.871810 1.911153 -2.545482 -1.137059 2.020703 3.148823 1.484531 -1.295534 3.104892 -3.695004 0.405972 -1.665433 -0.569227 -2.593857 -1.105161 1.472085 -1.950592
wb_dma_ch_sel/assign_95_valid 4.382657 -0.619965 -3.778674 -3.502695 -0.416543 0.793247 -5.070656 2.591045 -2.413011 -0.593037 -0.431260 -1.308125 2.605712 3.225618 0.789791 1.321092 0.141710 -1.793704 1.658587 -0.401688
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.192615 -1.163434 0.287202 1.537070 1.618850 2.938278 2.388236 -0.017492 1.117525 0.537517 1.052723 0.207034 0.881913 -1.757795 -0.986858 0.989987 2.510958 1.460819 1.068135 -4.377888
wb_dma_ch_rf/reg_ch_stop 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_146_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/input_dma_abort 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/input_adr1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/input_adr0 -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma_ch_arb/reg_next_state 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_wb_mast/input_wb_err_i 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_wb_if/wire_wbs_data_o 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_de/assign_73_dma_busy -0.086009 1.823207 1.574788 -0.760420 3.620621 0.943600 0.425260 0.393218 2.745106 1.717231 -2.332059 -2.782712 -3.926493 0.641561 -1.868711 1.984107 -2.418226 -2.430505 -0.931671 -4.658840
wb_dma_de/always_22/if_1 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_rf/wire_ch2_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_de/input_de_start 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_pri_enc_sub/always_3/if_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.448927 -1.211133 1.273150 1.845373 1.770052 0.718032 -1.534376 2.765673 -0.312957 -0.652621 0.605909 -1.914029 -0.813021 1.904983 1.400461 0.791356 -2.204590 -1.370560 0.671787 0.327322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_rf/always_25/if_1/if_1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_ch_sel/assign_98_valid/expr_1 2.160116 0.264245 -1.285585 -3.677301 -2.858575 -0.092117 -1.549376 2.333222 -0.454766 -0.342012 0.876142 -2.281498 2.652398 3.715436 -1.146337 0.606364 3.873108 -1.563696 1.102364 -1.933769
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.070012 1.494939 -2.947026 -2.481110 0.092752 -0.024251 -0.300835 2.968951 -1.020061 3.227176 -0.297233 1.804666 3.789943 -0.420636 -2.151764 -0.883499 1.330874 0.179574 2.616647 -1.629034
wb_dma_ch_sel/reg_pointer 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_wb_if/input_wb_err_i 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/input_de_csr 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/input_de_adr0_we 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_sel/assign_161_req_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.364009 1.613764 -2.253974 -2.176525 -1.109750 -0.594143 1.170796 -0.496708 0.409666 3.691130 0.893168 3.704059 3.060704 -0.241868 -3.003434 -0.640276 1.294971 1.951759 3.034185 -0.963161
wb_dma_ch_sel/assign_129_req_p0 3.033435 -1.838753 -1.309596 2.251644 1.653816 2.693134 0.457154 6.393118 -2.597881 -2.013998 1.107574 -0.452542 2.228373 0.510090 0.176287 -1.333755 0.647836 0.367155 1.109258 -1.345869
wb_dma_de/wire_de_ack 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_arb 4.570061 1.199333 -1.946214 -2.793135 -0.679255 1.151972 2.165732 3.452612 0.460696 -1.866311 -1.026807 1.524866 2.032582 -1.254313 -2.081666 -1.319977 4.264842 1.133768 0.267077 -2.638178
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_pri_enc_sub/always_3/if_1/cond -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.192615 -1.163434 0.287202 1.537070 1.618850 2.938278 2.388236 -0.017492 1.117525 0.537517 1.052723 0.207034 0.881913 -1.757795 -0.986858 0.989987 2.510958 1.460819 1.068135 -4.377888
wb_dma/wire_de_txsz_we 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma_ch_pri_enc/wire_pri16_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.139252 -1.703684 -2.356777 0.895597 3.115806 0.865216 -0.063894 4.395463 0.590027 -1.535143 2.480398 1.284883 0.631662 -0.521203 0.587700 -1.459800 -0.572602 1.828888 1.910876 -2.906576
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_pri_enc/wire_pri7_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_wb_if/wire_mast_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.541786 0.744229 1.184943 1.362101 2.452639 3.178289 -0.164948 -0.824632 -0.473062 0.934459 -1.472166 -3.011564 2.323184 -2.736310 -0.217975 1.871079 1.501807 -2.816263 1.826568 -1.231330
wb_dma_wb_if/input_wb_cyc_i -0.377190 1.529113 -0.877235 1.049979 -0.787013 0.382203 3.987731 3.125364 -1.165489 -4.571107 1.974086 -1.372565 2.543255 -0.256119 -2.179246 0.006736 -3.704788 3.707391 2.265993 4.142179
wb_dma_ch_sel/assign_97_valid 3.727265 -0.524068 -1.767848 -2.509429 -1.832260 0.286057 -4.208460 2.668367 -2.201211 0.168326 0.059279 -0.946481 2.345792 6.011989 0.056993 2.231937 1.091321 -1.755558 2.229631 -0.030012
wb_dma/wire_mast0_drdy 1.393148 1.617906 -2.817219 -0.214028 -1.296631 3.625961 -3.758104 -2.872085 -3.686408 -0.184816 1.698671 1.385238 -2.023236 -0.618703 -2.342311 0.848333 -2.160071 -1.619696 1.960712 -0.948120
wb_dma_ch_pri_enc/wire_pri8_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_if/wire_pt_sel_o 0.289891 -3.998967 -1.181286 2.418742 -0.591172 2.468144 1.032513 0.397689 -0.826513 -1.400853 1.882623 1.914225 2.756623 -3.086793 0.806429 -2.235822 -2.285922 4.822651 2.468163 2.971561
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_pri_enc/wire_pri22_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/assign_135_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/wire_gnt_p0_d 3.239460 0.404806 -0.081185 -1.698312 -1.189700 1.765368 4.497373 1.264559 0.667211 -1.517561 -1.023428 0.888170 3.408391 -0.178334 -2.089731 0.518725 5.248447 2.791331 0.423596 -1.636568
wb_dma_de/assign_20_adr0_cnt_next -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.671101 -2.291761 1.058162 3.010363 -0.540365 1.983220 1.040327 0.058963 0.225442 -0.205068 2.135347 0.443391 -1.573576 -2.088929 0.155799 -0.582840 -1.346474 2.168794 0.598799 -0.934753
wb_dma_ch_sel/assign_153_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/assign_82_rd_ack/expr_1 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 5.020942 1.171767 -1.106425 -1.226629 1.844509 1.838969 -1.131247 2.244675 0.154473 -1.380309 -0.587150 1.679148 0.459431 -1.187866 -0.193626 0.445064 -0.008231 -0.404327 2.769413 -0.721112
wb_dma_de/reg_de_csr_we 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma/wire_wb0_ack_o -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_pri_enc/wire_pri23_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_103_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_rf/wire_ch1_txsz 0.539815 -1.012702 0.604167 1.145362 1.450369 0.899806 -0.022897 -3.740749 1.807795 -0.884044 1.603159 1.930631 0.043706 -2.564221 1.446375 0.042618 -2.485964 1.478824 2.306654 3.000893
wb_dma_de/always_23/block_1/stmt_13 1.771380 -0.671449 1.854837 -2.593670 -1.136569 1.689890 -1.593539 -2.785726 2.710101 -0.087812 -0.915702 -2.753619 2.632301 1.623582 1.120521 5.802780 -2.051640 0.240890 1.882969 3.179278
wb_dma_de/always_23/block_1/stmt_14 1.134366 -2.784418 1.904724 -0.024806 2.061507 4.267202 -1.163905 3.421769 -2.433568 4.601661 -2.739632 -0.751177 -2.085088 1.874824 0.077849 -0.416119 1.229158 -3.100498 0.446847 -3.804044
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.726084 -0.375664 -0.991618 0.580866 3.035522 2.264470 0.203274 1.873999 0.306635 0.439688 -0.545123 0.339224 1.155873 -3.356335 -0.060118 -0.691981 0.671375 -0.415024 1.180707 -2.608279
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_ch_rf/input_ch_sel 1.732879 3.426966 2.355368 -2.100176 1.879598 1.880186 3.718337 -0.728766 2.315175 0.355944 -4.231459 -0.820547 -2.835639 2.187354 -4.179807 3.227581 -4.306453 0.070942 0.358806 0.445325
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_pri_enc/wire_pri4_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/wire_ch_txsz_we 2.541786 0.744229 1.184943 1.362101 2.452639 3.178289 -0.164948 -0.824632 -0.473062 0.934459 -1.472166 -3.011564 2.323184 -2.736310 -0.217975 1.871079 1.501807 -2.816263 1.826568 -1.231330
wb_dma_de/assign_70_de_adr1/expr_1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_sel/assign_116_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.877725 2.083103 1.138635 -2.094419 -1.800693 -0.378336 -2.306020 -4.408085 2.543672 -1.435072 1.820930 -1.171396 -0.273209 0.909956 -0.076564 3.093061 0.783887 -1.790346 2.854287 0.568476
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_wb_mast/wire_wb_addr_o -0.767139 -2.018073 0.048982 2.555547 -1.056502 0.726236 1.643618 2.030648 -0.941765 -1.976150 3.654298 -1.237362 2.414295 2.849003 -0.157164 0.168677 1.434924 2.069103 0.734758 -0.206759
wb_dma_ch_rf/reg_ch_csr_r2 2.139252 -1.703684 -2.356777 0.895597 3.115806 0.865216 -0.063894 4.395463 0.590027 -1.535143 2.480398 1.284883 0.631662 -0.521203 0.587700 -1.459800 -0.572602 1.828888 1.910876 -2.906576
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_ch_sel/assign_11_pri3 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_de 3.187789 2.228761 -2.194682 -3.522818 0.861138 -0.715382 -1.223484 3.005663 -0.172437 1.838541 -2.372059 1.426127 1.728605 0.968463 -1.919024 -1.070884 0.690780 -1.382488 1.681624 -0.893539
wb_dma_wb_slv/wire_wb_data_o -4.461699 -4.027204 0.738739 1.745437 0.980038 -0.141489 2.406933 0.575115 1.421919 1.250368 4.055893 -2.420244 -0.296911 3.445890 -0.326684 -0.980503 -2.371255 2.092612 1.130616 -1.407326
wb_dma_inc30r/always_1/stmt_1 -2.885073 -4.808247 0.817062 0.139865 -1.322245 0.710358 2.065343 0.089722 2.489900 2.736977 1.437463 -2.654611 3.733052 1.947238 1.402664 3.367187 0.482673 3.928328 0.485692 -0.991567
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/assign_127_req_p0 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_94_valid 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_pri_enc/wire_pri12_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/always_20/if_1/block_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.248784 -0.209421 -1.237045 -0.376294 2.522981 1.591534 -0.415169 1.909338 1.783069 -1.539487 1.792310 2.460675 -0.035883 -1.488779 0.057837 -0.549310 0.334897 0.870819 3.423618 -2.433929
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_wb_if/input_slv_din -4.461699 -4.027204 0.738739 1.745437 0.980038 -0.141489 2.406933 0.575115 1.421919 1.250368 4.055893 -2.420244 -0.296911 3.445890 -0.326684 -0.980503 -2.371255 2.092612 1.130616 -1.407326
wb_dma_ch_sel/assign_94_valid/expr_1 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.814149 -0.420083 2.600505 1.292233 1.895808 1.301271 -1.656236 0.910250 0.527264 -1.057145 0.633641 0.042844 -1.118319 1.690774 1.098527 -0.673935 -1.793077 -2.511644 2.974387 2.933810
wb_dma_de/always_21 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_de/always_22 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_de/always_23 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_ch_pri_enc/wire_pri1_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/assign_78_mast0_go -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/wire_dma_done 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_rf/input_wb_rf_adr 0.733251 -1.773099 3.491355 -3.179351 -0.262909 -1.730815 -0.325713 1.030890 4.185908 -0.223580 0.368740 -0.598792 -1.008676 2.481143 0.998163 -5.191056 -2.511063 -2.064832 2.650951 6.134295
wb_dma_wb_if -0.011813 1.594600 -1.583766 -2.419974 -0.052492 -2.776239 2.040252 -1.250380 1.765993 -0.991571 0.785962 1.055888 2.016211 -0.260158 -1.541950 -3.330555 2.404966 1.132430 0.883880 0.493842
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_ch_pri_enc/wire_pri25_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_mast/reg_mast_cyc -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/input_wb_rf_we 2.119362 -0.939741 -2.490142 -4.007439 0.477307 -0.330490 1.995748 -0.369127 0.563827 -1.178740 -0.541895 -1.476226 5.058583 -0.040642 -0.570557 -2.570872 5.014585 0.704065 0.087054 -0.978986
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_de/always_6/if_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_wb_slv/always_4/stmt_1 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_de/assign_3_ptr_valid 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_wb_mast/input_pt_sel 0.698932 -3.283324 -1.203208 1.812582 2.253864 1.531239 2.186987 -0.449133 -0.054581 -0.149435 2.063064 3.402302 3.948227 0.060373 1.173751 -1.131900 -1.885505 4.443011 2.784139 3.913196
wb_dma_ch_pri_enc/wire_pri15_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_slv/input_wb_we_i 1.777346 -1.470962 -2.092111 2.158170 0.057237 -1.190073 -4.036952 0.840918 -1.837229 -2.407890 3.613352 5.021245 -0.254801 4.887806 1.380523 -1.444557 -1.993136 1.419090 0.575656 3.233781
wb_dma_de/reg_tsz_cnt_is_0_r 2.491075 -0.439971 0.275720 3.120961 2.978982 3.419591 -0.027686 2.768949 -2.365374 -0.583489 -1.189358 -1.576578 1.624025 -0.958539 0.517467 2.259988 -0.678517 -0.485429 0.943950 -0.806915
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.655281 -5.516323 -0.062475 -1.386523 4.178484 3.228996 -2.364113 1.142313 -0.957504 4.047222 -2.828488 1.490659 0.155196 -1.038260 3.338972 -2.002692 -0.576783 -0.511165 1.109763 -1.072007
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_mast1_drdy 0.447776 -1.506418 -1.537883 -0.552719 0.897765 -0.804734 -1.176386 1.310052 0.965993 -0.677501 1.710478 1.962473 -0.858546 -0.410437 1.320078 -1.832182 -1.187902 1.182320 0.885621 -0.354786
wb_dma_ch_rf/wire_ch_csr_we 2.598301 -0.622619 -2.895427 -4.047956 0.176837 0.488721 2.851571 3.808748 -1.337664 -0.607534 -0.969941 0.233164 3.936888 1.852942 -1.828135 -2.820368 2.660415 1.578141 1.275643 -0.014565
wb_dma_ch_pri_enc/inst_u9 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_8_ch_csr 1.580908 0.158582 -2.432367 -3.311889 -0.002956 0.199981 -0.009852 4.619715 -1.706488 2.314955 -2.284193 0.577929 2.002450 2.473600 -1.786285 -0.882506 0.180186 -0.150092 0.313655 -0.878949
wb_dma_ch_rf/wire_this_ptr_set 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_pri_enc/inst_u5 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u4 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u7 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u6 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u0 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u3 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u2 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_de_start 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.033435 -1.838753 -1.309596 2.251644 1.653816 2.693134 0.457154 6.393118 -2.597881 -2.013998 1.107574 -0.452542 2.228373 0.510090 0.176287 -1.333755 0.647836 0.367155 1.109258 -1.345869
wb_dma_rf/wire_ch_stop 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma/wire_mast0_dout 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_ch_rf/input_de_adr0 -0.877158 0.134089 0.599502 -2.864316 -2.053021 1.059040 -2.696529 0.441447 -1.300512 0.380385 0.660451 0.730985 -5.373620 3.766354 0.160154 2.011696 -0.156293 -0.923504 -0.282797 -3.070241
wb_dma_ch_rf/input_de_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_wb_if/input_wbs_data_i 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_de/reg_tsz_dec 1.538342 -1.451075 0.522674 3.407740 3.128175 2.877985 -0.676419 3.026980 -2.368443 -0.531918 -1.046330 -2.793892 2.004137 -0.194836 1.496683 2.389681 -2.077451 -0.510717 0.858784 0.495518
wb_dma_ch_sel/input_ch0_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_sel/input_ch0_am1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_ch_sel/assign_162_req_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.817790 -0.054456 0.744857 3.506227 2.212934 3.699568 1.278609 -0.995280 -1.083318 -1.007300 0.054078 -0.297879 1.231594 -2.698855 0.107915 2.813209 0.040989 0.916977 1.365890 -0.840174
wb_dma_rf/wire_ch5_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_rf/wire_ch_am1_we -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_inc30r/wire_out -2.133669 -4.361320 -1.144394 -0.875925 -1.721466 1.980149 2.173065 0.847324 0.943502 1.405079 2.258188 0.824666 1.524570 1.806305 -0.371183 0.381263 1.598901 4.670984 -1.053095 -3.407550
wb_dma_ch_pri_enc/reg_pri_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/input_wb0_we_i 1.777346 -1.470962 -2.092111 2.158170 0.057237 -1.190073 -4.036952 0.840918 -1.837229 -2.407890 3.613352 5.021245 -0.254801 4.887806 1.380523 -1.444557 -1.993136 1.419090 0.575656 3.233781
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.587149 -3.993263 -1.013850 -2.068586 -2.298631 1.275163 -0.350388 -0.746208 1.526976 0.927264 1.626126 1.400573 -0.075705 2.767531 0.655022 2.556204 -0.256647 4.404455 -1.142467 -2.681781
wb_dma_ch_rf/wire_ch_txsz_dewe 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma_de/always_22/if_1/stmt_2 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.695180 -1.502475 0.903436 1.664313 2.290219 0.757937 -0.560482 3.764582 -0.130340 -2.346520 2.748175 -0.242208 -0.442786 3.089362 1.119877 -1.461236 -1.638419 -0.239926 3.192248 1.391251
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma/wire_de_ack 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_wb_mast/always_1/if_1 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_wb_if/wire_wb_cyc_o -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/assign_143_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_wb_mast/wire_mast_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma/wire_slv0_dout 1.507493 0.536343 3.101713 -0.148664 -3.300117 -0.148396 -1.475255 -0.918388 0.766507 -0.487538 2.471080 -1.448115 0.959115 3.741889 -1.627546 -2.795338 -0.245384 -4.193793 4.077918 6.171406
wb_dma_ch_sel/reg_am1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_ch_sel/input_next_ch 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_de/always_9 1.538342 -1.451075 0.522674 3.407740 3.128175 2.877985 -0.676419 3.026980 -2.368443 -0.531918 -1.046330 -2.793892 2.004137 -0.194836 1.496683 2.389681 -2.077451 -0.510717 0.858784 0.495518
wb_dma_de/always_8 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_wb_mast/always_1/if_1/cond 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_rf/always_1/case_1/stmt_12 -2.192056 -1.295256 3.301172 2.389105 -0.975579 1.000272 -0.138342 -1.386914 0.436383 0.527409 2.281133 0.733482 -3.389741 1.053845 0.978162 0.659335 -1.390102 -0.089889 1.249841 1.012657
wb_dma_rf/always_1/case_1/stmt_13 -0.804531 -1.412451 1.223144 0.007762 0.611332 -1.712256 -0.069545 -1.361436 3.675905 -1.839803 1.561529 -1.378810 -1.169626 0.132047 2.247367 1.656621 -0.617628 1.243433 -0.611953 -1.138750
wb_dma_de/always_3 -0.955963 -2.850726 -0.586924 2.002758 0.526345 -0.553451 1.580594 0.621867 1.585032 0.430541 2.532159 -1.902309 5.057677 0.711431 0.549744 1.089437 1.525958 2.407274 0.704264 -1.397640
wb_dma_de/always_2 -0.404833 -2.495765 0.813227 -4.402270 -3.293597 0.210421 -1.256718 -0.179841 2.098754 0.904052 0.355570 0.070515 -1.627905 4.447248 0.727182 2.847220 0.746101 1.662236 -0.172202 -1.971728
wb_dma_de/always_5 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_de/always_4 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_de/always_7 2.491075 -0.439971 0.275720 3.120961 2.978982 3.419591 -0.027686 2.768949 -2.365374 -0.583489 -1.189358 -1.576578 1.624025 -0.958539 0.517467 2.259988 -0.678517 -0.485429 0.943950 -0.806915
wb_dma_de/always_6 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_sel/input_ch3_txsz 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_11/if_1 2.139252 -1.703684 -2.356777 0.895597 3.115806 0.865216 -0.063894 4.395463 0.590027 -1.535143 2.480398 1.284883 0.631662 -0.521203 0.587700 -1.459800 -0.572602 1.828888 1.910876 -2.906576
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/always_45/case_1/cond -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/assign_68_de_txsz 1.968560 -0.161953 0.521261 2.554660 3.066837 2.671438 -1.788127 0.780994 -1.769426 0.181859 -1.792724 -3.909301 2.304500 -1.163995 1.336396 3.744629 -1.509957 -2.095347 1.022254 -0.108173
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_rf/always_20/if_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma/input_wb0s_data_i 2.462636 2.869508 2.267977 0.662701 -0.359223 1.342236 3.126089 -2.413162 -0.604305 -2.411829 -1.205324 4.163863 -1.160391 1.421687 -1.651862 1.173824 0.709159 2.315705 1.892399 3.855420
wb_dma_de/reg_dma_done_d 4.318954 2.727447 -0.620708 -1.196376 1.410576 0.908416 -1.485699 -0.599375 0.353744 -0.888117 -1.779244 1.855963 -0.397538 -2.383773 -0.318380 1.064134 -0.639566 -1.232416 2.022458 0.544411
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_wb_slv/assign_1_rf_sel -0.768998 4.472891 -0.238573 1.959052 1.608526 -3.430858 0.313333 4.596007 0.964116 -3.125730 3.426146 -0.694826 -2.067897 4.537257 -1.970050 0.047772 -0.910321 -1.074839 0.038472 -1.705721
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.086799 0.273938 1.204609 2.164576 1.356531 4.299262 3.002800 -0.013196 -3.252684 -0.649963 -2.301469 4.046043 0.586782 0.101530 -1.264006 0.743532 0.821586 2.086445 2.597788 2.101186
wb_dma_de/always_4/if_1/if_1/cond 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_sel/assign_376_gnt_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/wire_wr_ack 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.817790 -0.054456 0.744857 3.506227 2.212934 3.699568 1.278609 -0.995280 -1.083318 -1.007300 0.054078 -0.297879 1.231594 -2.698855 0.107915 2.813209 0.040989 0.916977 1.365890 -0.840174
wb_dma_ch_arb/always_1 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_arb/always_2 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma/wire_ch0_txsz 3.094115 0.898746 1.143273 2.069866 2.226415 2.688091 -1.289881 -0.741106 -1.219974 -0.306375 -1.521880 -2.151229 1.905949 -1.945288 0.717488 2.855798 -0.207648 -2.366340 1.953568 0.705107
wb_dma_de/always_19 0.443695 -1.068040 -1.282586 -1.822022 -1.167298 -0.582670 2.243145 0.916529 2.157306 -2.384967 0.911798 0.520386 2.699286 2.158323 0.308961 3.666495 -1.779990 5.899554 1.358253 1.410708
wb_dma_de/always_18 -0.715077 0.333628 -0.037721 3.934315 -1.927533 0.984743 -0.558261 -2.318454 -2.508729 -0.435806 4.039188 -1.384929 2.630722 2.375218 -1.374014 2.345219 1.700224 -0.387849 2.085276 -0.204840
wb_dma_de/always_15 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_de/always_14 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/always_11 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/always_13 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_de/always_12 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.612118 -0.068514 0.398422 -2.134119 1.163091 -0.244656 -2.684069 1.257168 2.405983 -2.918302 0.579320 0.378074 -4.372816 3.384036 0.692563 -0.925940 -4.249989 -1.442661 0.372697 2.131081
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_pri_enc/wire_pri13_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/reg_read_r 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.382739 0.690319 -1.210512 0.619716 2.351088 2.261439 0.451264 0.018439 0.473672 -2.120761 1.052811 2.612238 1.251561 -3.158497 -0.088431 -0.062242 0.610264 1.230103 3.346446 -0.543344
wb_dma/assign_9_slv0_pt_in -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_rf/always_17/if_1/block_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.853139 2.353989 -2.619845 -3.541065 -2.334694 -1.173983 0.438917 -0.955390 1.243745 3.395397 1.635325 1.919663 3.091584 -0.840670 -3.025696 0.540747 2.139363 1.143584 2.743081 -2.578858
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_pri_enc/wire_pri2_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_11/stmt_1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_rf/wire_ch_adr1_we -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel_checker/input_ch_sel 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_sel/input_ch1_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma/wire_slv0_pt_in -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_rf/always_2/if_1/if_1/cond 4.015007 2.057347 1.242238 -1.869368 0.972924 -1.281134 -0.729835 0.939015 2.072918 -1.813926 -2.539318 2.642268 -4.768087 1.420683 -0.206053 -0.387631 -0.793416 -1.295670 0.139736 0.075998
wb_dma_pri_enc_sub/reg_pri_out_d 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/always_4/case_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/wire_pri29_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_de/wire_read_hold -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_rf/wire_sw_pointer 5.096762 1.696773 -1.516320 -2.121877 1.123211 -1.974158 -2.040976 -0.059649 1.762462 -3.728225 -2.420556 -0.301165 1.667733 -1.864265 2.094546 2.465026 0.227528 -0.192449 -0.387799 0.660740
wb_dma/wire_slv0_din -2.855201 -1.992844 2.893430 0.389070 -0.298726 -1.610210 1.799132 3.255646 -0.711341 2.059895 0.043386 -1.622646 -2.042553 1.356463 1.940505 1.682213 -0.712646 -0.308467 2.501279 -0.676938
wb_dma_ch_rf/input_dma_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_158_req_p1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_17_ch_am1_we -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_ch_rf/assign_7_pointer_s -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_slv/always_5/stmt_1 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_wb_mast/assign_1 1.114486 -2.477607 -1.623658 3.455457 0.941279 -0.194735 0.853138 -1.029502 0.263281 -1.167175 4.061346 3.347810 5.540731 -0.190740 0.970985 -1.370463 -0.696416 3.705683 2.995365 4.177057
wb_dma_ch_sel/input_de_ack 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/reg_valid_sel 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.726084 -0.375664 -0.991618 0.580866 3.035522 2.264470 0.203274 1.873999 0.306635 0.439688 -0.545123 0.339224 1.155873 -3.356335 -0.060118 -0.691981 0.671375 -0.415024 1.180707 -2.608279
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_wb_mast/always_4/stmt_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/assign_375_gnt_p0 3.239460 0.404806 -0.081185 -1.698312 -1.189700 1.765368 4.497373 1.264559 0.667211 -1.517561 -1.023428 0.888170 3.408391 -0.178334 -2.089731 0.518725 5.248447 2.791331 0.423596 -1.636568
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma/inst_u2 3.187789 2.228761 -2.194682 -3.522818 0.861138 -0.715382 -1.223484 3.005663 -0.172437 1.838541 -2.372059 1.426127 1.728605 0.968463 -1.919024 -1.070884 0.690780 -1.382488 1.681624 -0.893539
wb_dma/inst_u1 2.808617 1.327365 -1.717291 -3.391555 -0.122748 0.488841 -1.586394 3.082489 -0.903436 2.465005 -3.240533 1.315147 0.745744 0.305760 -1.317552 0.082161 0.042263 -1.345405 0.507299 -1.020585
wb_dma/inst_u0 1.825881 -0.615378 -1.316083 -4.828290 -1.847523 -0.871663 -1.500985 0.977367 0.039847 0.392969 -1.856061 -1.611158 1.853313 1.764287 0.014620 -0.801035 2.031474 -1.616698 -0.496409 -0.045101
wb_dma/inst_u4 2.037164 0.812452 -2.966129 0.792025 -0.573939 0.559434 0.567261 3.005610 -2.081507 -4.465719 2.656772 2.724894 1.320503 -2.729671 -0.394544 -3.043980 -0.769147 2.500328 1.878519 2.068155
wb_dma_ch_rf/assign_2_ch_adr1 0.171428 -1.031953 1.827497 2.584578 1.095282 -0.972518 0.841903 -1.482106 2.810803 -0.917553 3.512462 -3.155296 2.812349 -0.257610 0.267540 -2.166984 3.753613 -1.669599 1.620525 -1.006593
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_rf/wire_pointer_s -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_sel/always_40/case_1/stmt_1 2.210433 -0.381597 0.879826 0.381872 0.907914 2.592625 2.124951 -1.754592 2.233210 0.573928 1.278844 1.130302 0.756221 -1.765006 -1.339241 0.648692 3.320804 0.841053 2.391513 -3.500343
wb_dma_ch_sel/always_40/case_1/stmt_2 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/always_40/case_1/stmt_3 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_sel/always_40/case_1/stmt_4 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_pri_enc_sub 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/reg_ch_am1_r -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_de/assign_72_dma_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/reg_ptr_adr_low -1.145952 0.259615 0.016669 2.583842 -1.823009 1.909668 -0.218243 -3.830812 -2.302323 1.017983 3.076567 0.378833 0.986544 2.081231 -1.791181 2.425066 0.576557 0.458242 2.547835 -0.111972
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/reg_state 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_ch_rf/always_26/if_1 5.096762 1.696773 -1.516320 -2.121877 1.123211 -1.974158 -2.040976 -0.059649 1.762462 -3.728225 -2.420556 -0.301165 1.667733 -1.864265 2.094546 2.465026 0.227528 -0.192449 -0.387799 0.660740
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.220213 -4.123113 0.389479 -1.186902 3.790929 2.277489 -1.371810 0.286733 -0.543498 4.310124 -3.940689 3.265692 -0.411871 -0.531099 2.474295 -0.792006 -0.194293 0.348446 1.230951 -1.100595
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_sel/assign_113_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_inc30r/always_1 -2.885073 -4.808247 0.817062 0.139865 -1.322245 0.710358 2.065343 0.089722 2.489900 2.736977 1.437463 -2.654611 3.733052 1.947238 1.402664 3.367187 0.482673 3.928328 0.485692 -0.991567
wb_dma_de/always_23/block_1/case_1/cond 4.268000 2.002523 -2.526666 -1.939317 2.880414 -0.564062 -2.195856 3.098270 -0.635210 2.749330 -3.249444 1.404048 3.072227 -0.590571 -1.265639 -1.118933 -0.914081 -2.267323 2.776503 0.231637
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.033435 -1.838753 -1.309596 2.251644 1.653816 2.693134 0.457154 6.393118 -2.597881 -2.013998 1.107574 -0.452542 2.228373 0.510090 0.176287 -1.333755 0.647836 0.367155 1.109258 -1.345869
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.648453 -1.403007 -0.231858 2.970244 2.413492 3.052488 -0.169057 1.481340 -1.869363 0.474974 -1.509924 -2.117024 1.655869 -1.213620 0.945810 4.245710 -1.445286 0.986617 -0.398434 -2.091175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.816989 1.066060 -1.006814 -0.571330 -0.979229 1.480144 2.494410 2.250060 -0.435419 -2.856685 2.304348 0.133533 1.778048 0.575214 -2.361531 -1.495625 4.664516 0.647101 1.538803 -2.386689
wb_dma_ch_sel/assign_148_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma/wire_ndr 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.603485 -0.467238 0.412703 -1.715061 -1.058487 2.777927 2.046960 -1.823532 2.077348 -0.612193 1.795801 0.828136 -0.368562 -1.524675 -1.376350 0.290940 4.120971 1.215752 1.244154 -4.081015
wb_dma_rf/input_dma_done_all 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_de/assign_66_dma_done 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma/wire_ch4_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/input_ch3_csr 4.269243 -0.900302 -1.626869 -2.003666 -0.958038 2.452895 -2.343614 2.062695 -3.466941 -0.523686 -2.739933 1.809409 1.246524 1.517224 0.933353 1.203037 -0.780552 0.260415 0.664619 2.732630
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/wire_adr1_cnt_next -1.163123 -4.038897 -0.600331 1.361058 1.213901 0.976122 2.601884 0.786001 1.438370 1.296556 1.156448 -0.655176 3.826360 -0.113113 0.801734 0.985227 0.508759 3.878073 0.266225 -1.689225
wb_dma/wire_de_adr0 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/reg_adr0_cnt -0.404833 -2.495765 0.813227 -4.402270 -3.293597 0.210421 -1.256718 -0.179841 2.098754 0.904052 0.355570 0.070515 -1.627905 4.447248 0.727182 2.847220 0.746101 1.662236 -0.172202 -1.971728
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma/wire_am1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/always_22/if_1/if_1 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_de/assign_69_de_adr0 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_de/wire_mast0_go -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_wb_slv/input_slv_din -4.461699 -4.027204 0.738739 1.745437 0.980038 -0.141489 2.406933 0.575115 1.421919 1.250368 4.055893 -2.420244 -0.296911 3.445890 -0.326684 -0.980503 -2.371255 2.092612 1.130616 -1.407326
wb_dma_de/always_3/if_1/if_1 -0.955963 -2.850726 -0.586924 2.002758 0.526345 -0.553451 1.580594 0.621867 1.585032 0.430541 2.532159 -1.902309 5.057677 0.711431 0.549744 1.089437 1.525958 2.407274 0.704264 -1.397640
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/always_47/case_1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_ch_sel/assign_152_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_de/reg_de_adr0_we 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_sel/assign_114_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_rf/assign_4_ch_am1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_de/wire_dma_done_all 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_wb_slv/input_wb_data_i 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_de/input_nd 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/assign_126_ch_sel 3.252168 1.780155 -1.538999 -5.456948 1.019642 0.321898 0.545608 3.901254 1.794018 0.639352 -3.200216 -0.417132 -0.202992 0.524061 -2.064910 -0.832991 0.991875 -1.079036 -0.451861 -2.888412
wb_dma/wire_mast1_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/wire_ptr_valid 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma/wire_ch_sel 1.732879 3.426966 2.355368 -2.100176 1.879598 1.880186 3.718337 -0.728766 2.315175 0.355944 -4.231459 -0.820547 -2.835639 2.187354 -4.179807 3.227581 -4.306453 0.070942 0.358806 0.445325
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.603485 -0.467238 0.412703 -1.715061 -1.058487 2.777927 2.046960 -1.823532 2.077348 -0.612193 1.795801 0.828136 -0.368562 -1.524675 -1.376350 0.290940 4.120971 1.215752 1.244154 -4.081015
wb_dma_de/always_12/stmt_1/expr_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma/wire_dma_req 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_sel/assign_136_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/assign_5_sw_pointer 5.096762 1.696773 -1.516320 -2.121877 1.123211 -1.974158 -2.040976 -0.059649 1.762462 -3.728225 -2.420556 -0.301165 1.667733 -1.864265 2.094546 2.465026 0.227528 -0.192449 -0.387799 0.660740
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_ch_sel/assign_97_valid/expr_1 3.727265 -0.524068 -1.767848 -2.509429 -1.832260 0.286057 -4.208460 2.668367 -2.201211 0.168326 0.059279 -0.946481 2.345792 6.011989 0.056993 2.231937 1.091321 -1.755558 2.229631 -0.030012
wb_dma_de/always_9/stmt_1 1.538342 -1.451075 0.522674 3.407740 3.128175 2.877985 -0.676419 3.026980 -2.368443 -0.531918 -1.046330 -2.793892 2.004137 -0.194836 1.496683 2.389681 -2.077451 -0.510717 0.858784 0.495518
wb_dma_de/input_pause_req 1.718361 3.090497 -0.229763 -1.871810 1.911153 -2.545482 -1.137059 2.020703 3.148823 1.484531 -1.295534 3.104892 -3.695004 0.405972 -1.665433 -0.569227 -2.593857 -1.105161 1.472085 -1.950592
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_de/wire_dma_busy -0.086009 1.823207 1.574788 -0.760420 3.620621 0.943600 0.425260 0.393218 2.745106 1.717231 -2.332059 -2.782712 -3.926493 0.641561 -1.868711 1.984107 -2.418226 -2.430505 -0.931671 -4.658840
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_pri_enc/always_2/if_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/always_6/if_1/stmt_1 1.115966 -0.371267 1.192602 2.703505 3.855805 3.204254 -0.306711 0.830684 -1.199643 2.019531 -2.078908 -4.796759 2.524400 -1.907360 0.290734 2.276690 -0.069138 -2.956850 0.948974 -1.639012
wb_dma_ch_rf/input_de_txsz_we 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_wb_if/input_wb_addr_i -1.206427 0.870159 0.621412 -4.112381 1.930520 -4.211051 0.121023 0.882144 3.348925 -1.593061 2.874144 1.746800 -1.205287 3.209873 1.664100 -5.162313 -2.596588 -0.715440 2.591016 5.794876
wb_dma_ch_sel/always_7/stmt_1 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.853139 2.353989 -2.619845 -3.541065 -2.334694 -1.173983 0.438917 -0.955390 1.243745 3.395397 1.635325 1.919663 3.091584 -0.840670 -3.025696 0.540747 2.139363 1.143584 2.743081 -2.578858
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.537453 -0.179436 -0.705125 1.002646 1.799307 2.675604 1.388220 -0.095415 -1.740421 -0.711366 -0.951363 5.541257 -0.095195 -1.950644 -0.171931 -1.279836 -0.691345 2.452862 2.494778 2.090459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_rf/always_4/if_1/block_1 -3.389546 -2.197664 3.130016 1.845316 -1.771030 1.337132 0.674729 -3.709296 0.762010 0.457108 2.864930 -0.283102 -3.545831 1.113199 0.433385 0.954963 -0.140826 0.177429 0.375533 -0.577114
wb_dma_de/reg_dma_abort_r 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/input_ch2_txsz 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/input_ch5_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_sel/assign_150_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_sel/assign_155_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/always_43/case_1/stmt_4 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/always_43/case_1/stmt_3 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_sel/always_43/case_1/stmt_2 0.539815 -1.012702 0.604167 1.145362 1.450369 0.899806 -0.022897 -3.740749 1.807795 -0.884044 1.603159 1.930631 0.043706 -2.564221 1.446375 0.042618 -2.485964 1.478824 2.306654 3.000893
wb_dma_ch_sel/always_43/case_1/stmt_1 3.094115 0.898746 1.143273 2.069866 2.226415 2.688091 -1.289881 -0.741106 -1.219974 -0.306375 -1.521880 -2.151229 1.905949 -1.945288 0.717488 2.855798 -0.207648 -2.366340 1.953568 0.705107
wb_dma_de/always_19/stmt_1/expr_1 0.443695 -1.068040 -1.282586 -1.822022 -1.167298 -0.582670 2.243145 0.916529 2.157306 -2.384967 0.911798 0.520386 2.699286 2.158323 0.308961 3.666495 -1.779990 5.899554 1.358253 1.410708
wb_dma_ch_rf/wire_ch_err_we 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.272898 -0.674650 0.869571 -0.012699 1.896648 -0.744005 1.080071 0.623268 3.190179 1.508038 0.820469 -0.764225 -3.344539 2.679597 -1.272071 0.141186 -2.290174 0.531674 -0.712709 -3.509072
wb_dma_rf/wire_ch1_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 4.126083 -0.819545 -0.866464 2.042571 1.168897 0.022544 -2.814404 0.056006 -2.705160 3.436918 -0.916168 5.467920 -1.346954 4.144597 -1.327068 -2.790728 3.479154 -2.800731 0.770310 -2.131565
assert_wb_dma_wb_if/input_pt_sel_i -1.671101 -2.291761 1.058162 3.010363 -0.540365 1.983220 1.040327 0.058963 0.225442 -0.205068 2.135347 0.443391 -1.573576 -2.088929 0.155799 -0.582840 -1.346474 2.168794 0.598799 -0.934753
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.467888 -1.032834 -0.892187 -1.616106 -0.322152 1.950304 2.692367 5.200214 -0.753050 -3.024595 0.697224 0.869319 -0.573185 3.230819 -0.681959 0.221134 -0.852134 3.988835 1.217537 0.013587
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_rf/input_paused -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma/wire_mast0_adr -0.715077 0.333628 -0.037721 3.934315 -1.927533 0.984743 -0.558261 -2.318454 -2.508729 -0.435806 4.039188 -1.384929 2.630722 2.375218 -1.374014 2.345219 1.700224 -0.387849 2.085276 -0.204840
wb_dma_ch_pri_enc/inst_u8 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.448927 -1.211133 1.273150 1.845373 1.770052 0.718032 -1.534376 2.765673 -0.312957 -0.652621 0.605909 -1.914029 -0.813021 1.904983 1.400461 0.791356 -2.204590 -1.370560 0.671787 0.327322
wb_dma_ch_arb/always_2/block_1 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_ch_sel/always_40/case_1/cond 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_rf/assign_22_ch_err_we 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_rf/wire_pointer 1.076660 -0.060867 5.419953 1.263439 -0.182704 1.177608 2.564349 -2.151788 2.443214 3.488944 -0.814773 2.500149 -2.367515 -0.928747 -0.894849 -1.731302 3.199699 -2.136933 3.060381 0.175172
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/wire_pri19_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_5_pri1 1.023724 -1.082590 -0.748596 1.635726 3.353316 1.387552 -0.275444 1.027100 1.747011 -0.009097 1.260758 1.269118 -1.277271 -2.739033 0.755107 0.399237 -1.642513 1.114157 1.085541 -3.358491
wb_dma_rf/inst_u26 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u27 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/always_23/block_1/case_1/block_10 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_de/always_23/block_1/case_1/block_11 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_rf/inst_u22 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u23 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u20 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/assign_86_de_ack 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_rf/inst_u28 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/inst_u29 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/always_1/stmt_1 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.552662 -1.302361 1.849313 3.708264 2.954374 2.878767 -0.193629 -0.030363 -0.861431 0.769524 -1.225882 -2.039459 0.876090 -1.352744 1.194849 2.689697 -2.259855 -0.645957 0.688780 0.472134
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_rf/inst_check_wb_dma_rf 0.041032 -1.355533 1.535399 0.565877 0.624628 -1.857946 -0.823606 -2.136199 3.385234 -3.268437 2.525570 -2.572837 -0.223875 0.572152 2.584799 0.455961 -0.071110 0.011805 0.289643 0.601795
wb_dma_rf/reg_wb_rf_dout -2.669080 -3.198953 3.711214 0.511627 0.818382 -2.349434 0.176322 1.835052 0.871431 1.933932 -0.068191 -1.273686 -1.644951 0.743501 4.535524 0.667138 0.358730 -0.373481 1.367562 -0.186160
wb_dma/input_dma_req_i 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_de/input_am1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_de/input_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_sel/reg_next_start 2.011855 -0.422223 -1.040161 -2.446593 0.832937 -0.316600 -4.351184 0.407254 1.707172 1.977750 -0.424070 -0.022598 1.698053 -1.434716 1.846497 2.121422 -2.270748 -1.189473 3.132181 0.075507
wb_dma_ch_sel/input_ch4_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/assign_107_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma/wire_next_ch 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_rf/wire_ch2_txsz 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_ch_rf/wire_ch_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_rf/wire_ch_am1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma/wire_ch6_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/input_csr 2.350698 -0.898472 -0.335602 -2.582015 1.086276 2.091303 1.988729 1.142667 -1.322860 0.661647 -1.564665 6.165462 -0.831691 2.082089 -0.782786 -2.770221 -1.173852 3.248628 3.159555 3.296131
wb_dma_de/reg_read 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma/input_wb1_cyc_i -1.671101 -2.291761 1.058162 3.010363 -0.540365 1.983220 1.040327 0.058963 0.225442 -0.205068 2.135347 0.443391 -1.573576 -2.088929 0.155799 -0.582840 -1.346474 2.168794 0.598799 -0.934753
wb_dma_ch_rf/wire_ch_adr0_we -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_sel/assign_140_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_rf/wire_ch3_txsz 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_rf/input_wb_rf_din 1.507493 0.536343 3.101713 -0.148664 -3.300117 -0.148396 -1.475255 -0.918388 0.766507 -0.487538 2.471080 -1.448115 0.959115 3.741889 -1.627546 -2.795338 -0.245384 -4.193793 4.077918 6.171406
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_pri_enc_sub/reg_pri_out_d1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_rf/always_19/if_1/block_1 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_ch_rf/always_2 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_rf/always_1 1.084905 0.758542 2.171405 -0.708852 -1.593950 0.581222 -3.082460 0.331208 0.629199 -0.924680 -0.083334 -2.187479 -2.430538 3.580264 0.659142 4.810402 -1.724761 -1.923335 0.350048 -0.017901
wb_dma_de/input_mast0_drdy 1.393148 1.617906 -2.817219 -0.214028 -1.296631 3.625961 -3.758104 -2.872085 -3.686408 -0.184816 1.698671 1.385238 -2.023236 -0.618703 -2.342311 0.848333 -2.160071 -1.619696 1.960712 -0.948120
wb_dma_ch_rf/always_6 -0.364009 1.613764 -2.253974 -2.176525 -1.109750 -0.594143 1.170796 -0.496708 0.409666 3.691130 0.893168 3.704059 3.060704 -0.241868 -3.003434 -0.640276 1.294971 1.951759 3.034185 -0.963161
wb_dma_ch_rf/always_5 -1.553813 -1.481222 1.573771 2.121650 -0.690028 1.305014 1.120086 -3.725959 0.701275 -1.584870 2.426447 -0.840333 -1.452628 0.028865 0.371565 1.298767 0.848296 1.074946 -0.370275 -0.952998
wb_dma_ch_rf/always_4 -3.389546 -2.197664 3.130016 1.845316 -1.771030 1.337132 0.674729 -3.709296 0.762010 0.457108 2.864930 -0.283102 -3.545831 1.113199 0.433385 0.954963 -0.140826 0.177429 0.375533 -0.577114
wb_dma_ch_rf/always_9 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_rf/always_8 -1.039250 -0.488824 0.920102 0.393009 3.088022 0.452470 -0.063938 2.294696 2.154423 1.691180 -1.092796 -2.991668 -2.915417 2.010322 -0.936516 1.169042 -2.897987 -1.401995 -1.546139 -4.083564
assert_wb_dma_rf/input_wb_rf_dout 0.041032 -1.355533 1.535399 0.565877 0.624628 -1.857946 -0.823606 -2.136199 3.385234 -3.268437 2.525570 -2.572837 -0.223875 0.572152 2.584799 0.455961 -0.071110 0.011805 0.289643 0.601795
wb_dma/wire_wb1_addr_o -0.993536 -2.962957 -0.070781 1.403378 -0.322531 2.023006 2.952338 2.414062 -0.756457 -1.212520 2.361293 0.370850 0.892082 2.072991 -0.085483 -0.312989 0.079051 3.736498 0.512806 -0.263462
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.267139 0.209168 0.798756 0.683661 -0.230859 -1.264272 -1.247764 2.587261 0.453654 -3.227069 3.731760 -1.573187 0.467043 5.016708 0.270820 0.031786 -0.324535 -0.906847 2.780722 1.563927
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.689457 -0.615150 -2.277035 -4.762503 -0.210850 -1.809327 2.501121 -2.740812 2.173132 -3.256756 -1.137164 0.033185 1.974996 2.028041 -1.108014 -2.207697 2.700695 2.283681 -0.942686 0.455356
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 0.977063 -0.383676 -1.833889 -0.023901 0.369789 -2.917219 -2.177527 2.277073 1.994815 -3.666448 5.227224 0.713983 0.214792 2.620681 0.982014 -2.212411 -1.623290 0.535351 2.322775 1.260525
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_wb_slv/reg_slv_dout 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_ch_pri_enc/always_2 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/always_4 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/inst_u3 -0.011813 1.594600 -1.583766 -2.419974 -0.052492 -2.776239 2.040252 -1.250380 1.765993 -0.991571 0.785962 1.055888 2.016211 -0.260158 -1.541950 -3.330555 2.404966 1.132430 0.883880 0.493842
wb_dma_wb_slv/always_1/stmt_1 0.363066 -1.209388 1.995494 -4.186929 -0.219823 -2.971210 -0.109261 0.401607 3.941920 -1.091595 1.627641 0.769394 -0.931802 3.431669 1.021986 -5.504903 -2.325225 -0.464826 3.664404 6.273711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_rf/wire_ch0_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_rf/wire_ch0_am1 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma_wb_mast/wire_mast_drdy 2.149425 1.191000 -4.259492 0.002555 -1.990602 3.539649 -3.352123 -2.500864 -5.128528 -1.047710 3.294761 3.214266 -0.329346 -1.277947 -1.469575 -0.100693 0.359637 -0.134981 3.420027 -0.676380
wb_dma_wb_if/wire_mast_pt_out -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_sel/assign_95_valid/expr_1 4.382657 -0.619965 -3.778674 -3.502695 -0.416543 0.793247 -5.070656 2.591045 -2.413011 -0.593037 -0.431260 -1.308125 2.605712 3.225618 0.789791 1.321092 0.141710 -1.793704 1.658587 -0.401688
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.816989 1.066060 -1.006814 -0.571330 -0.979229 1.480144 2.494410 2.250060 -0.435419 -2.856685 2.304348 0.133533 1.778048 0.575214 -2.361531 -1.495625 4.664516 0.647101 1.538803 -2.386689
wb_dma/constraint_slv0_din -0.193916 0.308699 1.766161 0.846330 0.830167 -2.459811 -2.748947 -1.668049 3.016109 -0.035137 1.556936 -0.575851 -2.376084 3.153342 0.470040 1.890350 -3.208105 -1.379431 2.041177 0.252228
wb_dma_de/always_4/if_1/if_1 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_rf/always_2 3.338984 2.664907 1.232238 -0.917978 -0.146002 -2.787814 -2.480160 1.249112 1.901132 -0.256483 -1.148215 4.566162 -4.168456 0.815601 -0.146207 -0.449964 -1.326513 -1.607945 2.261308 0.623572
wb_dma_rf/inst_u24 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/always_1 -2.669080 -3.198953 3.711214 0.511627 0.818382 -2.349434 0.176322 1.835052 0.871431 1.933932 -0.068191 -1.273686 -1.644951 0.743501 4.535524 0.667138 0.358730 -0.373481 1.367562 -0.186160
wb_dma_ch_sel/always_38 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_ch_sel/always_39 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/always_37 2.365445 1.041111 -1.093746 -6.699412 0.724744 1.603669 1.525034 1.603831 2.747022 2.158142 -3.806798 0.403951 -1.125000 -0.542549 -2.389303 -0.606050 0.333891 0.022772 -0.033756 -2.863963
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.743394 -5.428914 -0.791869 -2.576073 2.592131 3.863255 -0.324224 2.827417 -0.786236 3.093345 -1.778521 1.635199 1.835406 -0.542020 1.984731 -2.923104 -0.231550 1.213165 1.760947 0.015736
wb_dma_ch_sel/assign_10_pri3 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_rf/inst_u21 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_rf/wire_ch3_adr0 -0.926745 -0.584264 1.020570 -0.837054 -2.004645 1.005942 1.605636 -1.117176 1.550884 -1.114503 2.304336 0.629774 -2.316430 1.318269 -0.822873 0.995547 1.548960 1.901470 -0.071042 -2.531905
wb_dma_ch_rf/input_dma_busy -1.039250 -0.488824 0.920102 0.393009 3.088022 0.452470 -0.063938 2.294696 2.154423 1.691180 -1.092796 -2.991668 -2.915417 2.010322 -0.936516 1.169042 -2.897987 -1.401995 -1.546139 -4.083564
wb_dma_ch_sel/assign_134_req_p0 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma/wire_wb0m_data_o -4.461699 -4.027204 0.738739 1.745437 0.980038 -0.141489 2.406933 0.575115 1.421919 1.250368 4.055893 -2.420244 -0.296911 3.445890 -0.326684 -0.980503 -2.371255 2.092612 1.130616 -1.407326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_ch_rf/always_6/if_1 -0.364009 1.613764 -2.253974 -2.176525 -1.109750 -0.594143 1.170796 -0.496708 0.409666 3.691130 0.893168 3.704059 3.060704 -0.241868 -3.003434 -0.640276 1.294971 1.951759 3.034185 -0.963161
wb_dma 0.378479 0.900121 -1.195392 -1.352215 -0.479156 -0.749489 -0.402166 0.940058 -1.539363 0.740479 -2.259698 -0.280275 1.476528 -0.406724 -0.323391 -0.925286 0.469696 -0.922906 -1.125290 1.132897
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.726084 -0.375664 -0.991618 0.580866 3.035522 2.264470 0.203274 1.873999 0.306635 0.439688 -0.545123 0.339224 1.155873 -3.356335 -0.060118 -0.691981 0.671375 -0.415024 1.180707 -2.608279
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
assert_wb_dma_rf/input_wb_rf_adr 0.041032 -1.355533 1.535399 0.565877 0.624628 -1.857946 -0.823606 -2.136199 3.385234 -3.268437 2.525570 -2.572837 -0.223875 0.572152 2.584799 0.455961 -0.071110 0.011805 0.289643 0.601795
wb_dma_ch_rf/always_6/if_1/if_1 -0.364009 1.613764 -2.253974 -2.176525 -1.109750 -0.594143 1.170796 -0.496708 0.409666 3.691130 0.893168 3.704059 3.060704 -0.241868 -3.003434 -0.640276 1.294971 1.951759 3.034185 -0.963161
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_arb/wire_gnt 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.211773 0.290152 1.149017 2.124268 0.219124 -0.774259 -1.931012 -0.636768 0.655851 1.651372 2.380983 0.531029 -0.184935 1.492109 0.101306 1.895444 -2.557598 -0.512087 3.101002 0.675402
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_rf/always_1/case_1/cond -2.669080 -3.198953 3.711214 0.511627 0.818382 -2.349434 0.176322 1.835052 0.871431 1.933932 -0.068191 -1.273686 -1.644951 0.743501 4.535524 0.667138 0.358730 -0.373481 1.367562 -0.186160
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_wb_slv/assign_4/expr_1 -4.460011 -1.187160 0.255062 2.776151 2.886971 -0.821034 2.830357 0.045710 -0.032509 0.315139 4.333972 -0.889905 0.059435 4.222795 0.112435 0.502756 -1.215242 1.625265 0.317838 -0.814693
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.645901 0.978569 1.250432 1.905173 1.028122 3.109019 0.795343 -2.670004 -0.016377 -1.500896 0.479987 0.560977 0.615295 -2.648100 -0.188041 2.191403 0.800697 0.158534 2.385233 0.242889
wb_dma_de/always_3/if_1/stmt_1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_sel/assign_104_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_rf/always_9/stmt_1 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_wb_if/input_mast_adr -0.767139 -2.018073 0.048982 2.555547 -1.056502 0.726236 1.643618 2.030648 -0.941765 -1.976150 3.654298 -1.237362 2.414295 2.849003 -0.157164 0.168677 1.434924 2.069103 0.734758 -0.206759
assert_wb_dma_ch_arb/input_req 2.330934 -2.125354 -0.495925 1.145880 1.978175 1.735471 -0.266434 5.075511 -0.445506 -1.999098 2.535869 -0.292105 0.400646 2.736292 0.667696 -0.194112 -0.097204 0.931894 2.435079 -1.884127
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_wb_if/input_wbm_data_i 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_de/wire_tsz_cnt_is_0_d 2.726084 -0.375664 -0.991618 0.580866 3.035522 2.264470 0.203274 1.873999 0.306635 0.439688 -0.545123 0.339224 1.155873 -3.356335 -0.060118 -0.691981 0.671375 -0.415024 1.180707 -2.608279
wb_dma/wire_dma_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel_checker/input_ch_sel_r 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_sel/assign_119_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_inc30r/input_in -1.519021 -2.398945 0.912953 -2.812086 -3.668794 0.416989 1.455944 -2.894876 3.934313 1.329637 2.906114 -0.316958 1.052924 1.475985 -0.556657 1.877859 3.322736 2.670681 0.789975 -2.930841
wb_dma_ch_pri_enc/inst_u15 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u14 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u17 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/wire_dma_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_pri_enc/inst_u11 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u10 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u13 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u12 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u19 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u18 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/assign_110_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_rf/inst_u30 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.877725 2.083103 1.138635 -2.094419 -1.800693 -0.378336 -2.306020 -4.408085 2.543672 -1.435072 1.820930 -1.171396 -0.273209 0.909956 -0.076564 3.093061 0.783887 -1.790346 2.854287 0.568476
wb_dma/wire_pointer3 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_pri_enc/wire_pri6_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_rf/assign_6_csr_we 4.015007 2.057347 1.242238 -1.869368 0.972924 -1.281134 -0.729835 0.939015 2.072918 -1.813926 -2.539318 2.642268 -4.768087 1.420683 -0.206053 -0.387631 -0.793416 -1.295670 0.139736 0.075998
wb_dma_de/assign_82_rd_ack 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_sel/assign_96_valid 4.323558 -0.221024 -4.114946 -1.647840 -1.283011 -2.362173 -3.606599 0.158041 -0.462535 0.475525 -0.502002 2.922171 1.590153 6.038200 -0.508791 2.722093 0.057435 1.168735 0.973238 -0.619083
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/reg_next_ch 4.120328 0.826826 -1.335804 -2.942132 0.569047 0.661087 -2.297068 -0.219790 1.117337 -0.271211 -2.437294 1.407508 0.577203 -1.527562 0.849447 2.734318 -0.882073 0.189859 1.142448 -0.205572
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.546129 0.616686 2.176639 3.585369 3.103245 2.570060 0.247582 0.887672 -1.055564 -1.477226 -0.187346 -1.330302 0.788043 -0.615229 0.345721 0.793932 -1.366138 -1.765422 2.433625 2.149563
assert_wb_dma_ch_arb 2.330934 -2.125354 -0.495925 1.145880 1.978175 1.735471 -0.266434 5.075511 -0.445506 -1.999098 2.535869 -0.292105 0.400646 2.736292 0.667696 -0.194112 -0.097204 0.931894 2.435079 -1.884127
wb_dma/wire_csr 3.533033 -1.233728 0.012604 -1.129872 -0.026314 3.851304 0.575896 4.448822 -3.281600 0.508588 -3.184191 4.529862 -1.816767 0.923011 -0.087479 -0.939988 -1.662904 1.244797 0.505819 2.247696
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_wb_if/input_mast_din 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_rf/reg_sw_pointer_r 5.096762 1.696773 -1.516320 -2.121877 1.123211 -1.974158 -2.040976 -0.059649 1.762462 -3.728225 -2.420556 -0.301165 1.667733 -1.864265 2.094546 2.465026 0.227528 -0.192449 -0.387799 0.660740
wb_dma_ch_sel/assign_142_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_rf 1.825881 -0.615378 -1.316083 -4.828290 -1.847523 -0.871663 -1.500985 0.977367 0.039847 0.392969 -1.856061 -1.611158 1.853313 1.764287 0.014620 -0.801035 2.031474 -1.616698 -0.496409 -0.045101
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.680001 -3.512008 1.055595 -0.291144 0.700644 1.333480 0.197438 1.446716 0.513760 1.879000 -0.784355 0.108374 -2.618461 1.141911 2.056322 2.187301 -0.642073 1.958156 -1.455965 -3.505510
wb_dma_de/reg_chunk_cnt 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.743394 -5.428914 -0.791869 -2.576073 2.592131 3.863255 -0.324224 2.827417 -0.786236 3.093345 -1.778521 1.635199 1.835406 -0.542020 1.984731 -2.923104 -0.231550 1.213165 1.760947 0.015736
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.241429 -5.054347 -0.889048 -0.849405 2.680069 2.767023 0.292988 4.219925 -0.928649 2.701738 -1.264566 1.615050 3.359382 -0.466188 1.680059 -3.649996 1.376966 0.777359 1.130866 -0.376115
wb_dma/input_wb0m_data_i 1.312661 1.325707 2.060631 -0.875710 -3.044700 -1.581645 -0.550084 -1.566536 0.266149 -1.645627 3.144447 0.134380 0.652861 4.928645 -1.776475 -3.202382 0.026489 -2.399313 5.097194 6.493026
wb_dma_de/always_15/stmt_1 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma/wire_ch7_csr 3.509242 0.203815 -1.622432 -2.383394 -1.390433 2.082674 -0.276206 1.860782 -2.242374 0.083052 -1.991712 1.408886 2.131016 -0.377274 -0.665271 0.050878 2.209015 0.127679 0.526949 0.182852
wb_dma/input_wb0_ack_i 2.942473 2.921596 -1.379113 0.226579 -0.273636 1.687389 -0.350865 -5.287370 -2.082848 -0.448489 -0.353260 4.422728 0.580550 -1.076726 -1.809759 1.205771 0.535158 1.086697 3.211275 2.232188
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.358462 -0.551911 -0.780063 0.678123 -0.447319 -0.143467 0.619020 3.640208 -0.793352 -3.037652 3.118553 -1.381843 2.363308 3.515507 -0.401823 -0.585470 1.610502 0.746021 1.705856 -0.057696
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.695180 -1.502475 0.903436 1.664313 2.290219 0.757937 -0.560482 3.764582 -0.130340 -2.346520 2.748175 -0.242208 -0.442786 3.089362 1.119877 -1.461236 -1.638419 -0.239926 3.192248 1.391251
wb_dma_ch_sel/assign_125_de_start 3.028650 0.876245 -1.447500 -1.698286 1.077785 -1.491070 -4.166758 1.812390 1.389427 0.579820 -0.041234 -0.729336 2.968647 -0.828236 1.314128 1.594859 -1.181980 -1.989015 3.048275 0.185380
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma_ch_sel/input_dma_busy 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_inc30r -2.133669 -4.361320 -1.144394 -0.875925 -1.721466 1.980149 2.173065 0.847324 0.943502 1.405079 2.258188 0.824666 1.524570 1.806305 -0.371183 0.381263 1.598901 4.670984 -1.053095 -3.407550
wb_dma_ch_sel/always_45/case_1 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/assign_117_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.379434 2.390367 1.211061 -0.741909 -1.050182 0.955796 -0.970992 -4.410870 1.261324 -2.654452 1.498874 -1.153343 1.353483 -0.628636 0.016236 3.417287 0.241319 -0.758657 3.388269 2.597586
wb_dma/wire_ch3_adr0 -0.926745 -0.584264 1.020570 -0.837054 -2.004645 1.005942 1.605636 -1.117176 1.550884 -1.114503 2.304336 0.629774 -2.316430 1.318269 -0.822873 0.995547 1.548960 1.901470 -0.071042 -2.531905
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_de/always_6/if_1/if_1/cond 1.538342 -1.451075 0.522674 3.407740 3.128175 2.877985 -0.676419 3.026980 -2.368443 -0.531918 -1.046330 -2.793892 2.004137 -0.194836 1.496683 2.389681 -2.077451 -0.510717 0.858784 0.495518
wb_dma/wire_mast1_pt_out -1.688951 0.511937 0.848993 3.590870 2.720279 -0.497843 0.655334 -0.917114 0.917573 -1.170586 2.824498 -0.205514 -1.088738 -0.187302 0.711886 0.930188 -1.726301 0.231901 0.538686 -0.363591
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_sel/always_48 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_sel/always_43 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_ch_sel/always_42 3.533033 -1.233728 0.012604 -1.129872 -0.026314 3.851304 0.575896 4.448822 -3.281600 0.508588 -3.184191 4.529862 -1.816767 0.923011 -0.087479 -0.939988 -1.662904 1.244797 0.505819 2.247696
wb_dma_ch_sel/always_40 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_sel/always_47 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_ch_sel/always_46 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_sel/always_45 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_ch_sel/always_44 -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/input_ndnr 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma_de/always_4/if_1/stmt_1 4.353428 0.159837 1.040691 0.608116 2.256611 2.926655 -1.337097 2.343482 0.351716 -0.493609 -0.252814 -0.294453 -0.458189 0.091356 0.100735 1.957727 0.211562 -1.715735 2.730637 -2.283675
wb_dma_wb_if/wire_wb_addr_o -0.767139 -2.018073 0.048982 2.555547 -1.056502 0.726236 1.643618 2.030648 -0.941765 -1.976150 3.654298 -1.237362 2.414295 2.849003 -0.157164 0.168677 1.434924 2.069103 0.734758 -0.206759
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_sel/assign_111_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_wb_slv/assign_2_pt_sel -1.815219 -1.921369 -2.076466 2.796404 4.234981 1.485384 3.871252 2.278703 -1.126339 -1.097715 1.538463 0.278955 2.049018 -2.093603 -0.001712 -2.043221 -5.544112 4.023858 1.221113 2.522348
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.526212 0.699169 0.113144 -1.477109 0.013709 0.179535 -1.842229 0.409886 1.019285 -1.314992 -1.072627 -2.812038 3.302985 0.804942 0.874949 4.155027 1.044933 -1.050101 1.379314 -0.174427
wb_dma_ch_sel/assign_144_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_de/input_pointer 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.917068 2.249447 1.015106 -0.132527 -1.444204 2.552924 1.031798 -2.763641 -0.442342 -4.187103 1.594443 0.776774 0.654441 -0.394830 -0.760923 2.395959 0.801385 1.124930 2.947577 2.891523
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.283665 2.565739 1.779430 -1.752505 -1.751539 -0.935721 -1.328919 -4.773676 2.719791 -0.333267 -0.231207 0.822272 -1.356926 2.329925 -0.785975 4.105921 0.446881 -0.824773 2.078936 0.784226
wb_dma_ch_rf/input_wb_rf_adr 1.660997 -0.012712 -0.724556 0.376206 -0.025270 4.805048 -4.128358 -0.862784 4.877246 -0.803871 2.368727 -0.287611 2.546947 2.488988 -3.182527 -3.709132 -2.463995 0.685098 -3.796043 3.004552
wb_dma_ch_sel/input_pointer0 2.210433 -0.381597 0.879826 0.381872 0.907914 2.592625 2.124951 -1.754592 2.233210 0.573928 1.278844 1.130302 0.756221 -1.765006 -1.339241 0.648692 3.320804 0.841053 2.391513 -3.500343
wb_dma_ch_sel/input_pointer1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma_ch_sel/input_pointer2 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_sel/input_pointer3 1.644571 1.528612 2.083159 -0.076111 -0.668350 1.446132 1.044625 -3.375086 1.595836 0.545215 -0.704354 3.017545 -2.746478 0.063046 -1.374774 2.765521 0.637566 0.830635 1.438244 -1.075596
wb_dma_de/reg_chunk_0 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_sel/reg_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma/assign_2_dma_req 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.537375 -0.977782 -0.874560 -2.270549 -0.010752 1.234147 0.957291 -1.133955 3.093426 -0.274381 2.239779 1.645769 -1.550845 -2.852604 -0.479691 -1.615553 2.110219 1.335416 0.599611 -4.243733
wb_dma_ch_rf/wire_ch_csr 1.580908 0.158582 -2.432367 -3.311889 -0.002956 0.199981 -0.009852 4.619715 -1.706488 2.314955 -2.284193 0.577929 2.002450 2.473600 -1.786285 -0.882506 0.180186 -0.150092 0.313655 -0.878949
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.640644 -2.916457 2.045932 -0.066739 -3.275418 0.144316 1.527965 -2.344387 2.091374 -0.179257 2.754021 -0.041941 0.656379 4.351466 0.428816 2.276212 0.718771 3.339050 1.224843 1.587597
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_sel/assign_118_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_ch_rf/input_de_adr1_we -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_wb_mast/input_mast_din 0.568318 -1.887981 1.531535 3.195643 2.024035 2.783027 1.604968 -1.452419 -1.455223 0.359066 0.109673 0.961263 1.969033 0.117625 0.636937 0.659063 -1.206826 1.550863 2.294976 3.100726
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.497312 -0.046863 -0.374782 -3.860553 -0.025683 -1.130122 4.175497 -2.451735 1.911865 -2.943861 -2.229544 -1.631187 2.714115 3.765927 -2.140259 -0.801813 3.263681 2.040996 -0.813766 0.656035
wb_dma_de/always_2/if_1/stmt_1 -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma_de/assign_65_done/expr_1 3.650613 0.473469 -0.582591 0.775509 3.175791 1.883380 -1.042122 1.227614 0.447706 -0.436428 -0.592082 1.310643 0.169390 -2.891817 0.520625 0.454372 -1.114665 -0.538815 2.187117 -0.922317
wb_dma_ch_sel/reg_de_start_r 4.320861 0.637009 -1.772980 -2.617739 0.780562 -0.371772 -3.333254 1.574537 1.108455 -1.354707 -0.696835 -1.239380 2.346327 -0.218693 1.180051 2.031121 0.145010 -1.375378 1.578168 -0.714551
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/input_dma_rest -0.831055 -0.537704 1.786603 0.648331 -0.614761 0.894300 1.813009 -3.353955 1.641143 2.165383 -0.286285 2.451916 -1.567501 0.971044 -1.089458 2.771628 -1.167171 2.419137 0.988205 -0.408476
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.516429 0.467017 1.895114 1.124032 0.880730 1.491501 2.605645 -2.640144 2.277448 2.744644 -0.740851 3.135470 -0.812015 -0.429920 -2.124126 1.512054 2.335627 1.092223 1.778334 -2.955652
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_de/wire_de_csr 2.239027 1.182550 1.611221 0.668660 -0.231080 2.980219 1.543403 -3.337926 0.068714 -0.117361 -1.196750 2.037749 -0.664008 -1.510878 -1.120357 3.083231 0.455135 1.118393 1.607486 0.094715
wb_dma_ch_sel/reg_ndnr 3.663342 -0.052423 -0.153981 1.140549 1.445793 3.962758 2.348840 0.416311 -0.862427 -1.022897 0.165560 0.442730 2.643521 -2.042268 -1.125106 0.770817 3.446447 0.995855 2.234563 -2.117638
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_sel/reg_txsz 2.364089 0.509398 -0.549051 0.953119 3.238794 1.759036 -0.899188 -0.798585 0.606896 0.542285 -0.132937 -1.386333 2.023028 -4.384363 0.288732 -0.441736 0.327318 -2.252009 2.078584 -1.032562
wb_dma_rf/always_1/case_1/stmt_10 0.084509 -1.111371 1.645722 2.019511 0.975447 -0.013646 -0.296400 -2.546583 1.653430 -3.287980 3.255383 -2.801567 -0.274987 1.002424 1.114086 -0.917099 0.330746 -0.780627 1.017667 0.877999
wb_dma_ch_pri_enc/inst_u28 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u29 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_de_adr1 -0.981493 -1.755061 0.643416 2.040527 1.177469 1.291309 2.203032 -0.496346 1.068509 1.088975 1.607308 -0.116223 0.874830 -0.622445 -0.441036 -0.084821 1.292671 1.411663 0.584670 -2.306659
wb_dma_ch_arb/always_2/block_1/case_1 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_de/always_18/stmt_1/expr_1 -0.715077 0.333628 -0.037721 3.934315 -1.927533 0.984743 -0.558261 -2.318454 -2.508729 -0.435806 4.039188 -1.384929 2.630722 2.375218 -1.374014 2.345219 1.700224 -0.387849 2.085276 -0.204840
wb_dma_ch_arb/always_1/if_1 3.112166 0.463043 -1.941726 -2.596377 -0.904879 0.707573 3.197554 1.175200 1.257662 -1.618390 0.233083 2.312178 2.618601 -1.705255 -1.850320 -1.652152 4.460768 2.699189 0.681313 -2.045395
wb_dma_ch_pri_enc/inst_u20 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u21 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u22 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u23 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u24 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u25 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u26 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_pri_enc/inst_u27 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/wire_dma_busy -0.086009 1.823207 1.574788 -0.760420 3.620621 0.943600 0.425260 0.393218 2.745106 1.717231 -2.332059 -2.782712 -3.926493 0.641561 -1.868711 1.984107 -2.418226 -2.430505 -0.931671 -4.658840
wb_dma_ch_sel/reg_ack_o 2.486776 2.648145 2.002921 -1.168218 -1.182275 0.694113 0.407002 -4.586596 1.816577 -0.983977 -0.586286 0.420937 0.325490 0.019917 -1.014514 3.666872 0.412279 -0.138737 2.709239 2.056954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_rf/reg_csr_r 3.338984 2.664907 1.232238 -0.917978 -0.146002 -2.787814 -2.480160 1.249112 1.901132 -0.256483 -1.148215 4.566162 -4.168456 0.815601 -0.146207 -0.449964 -1.326513 -1.607945 2.261308 0.623572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386697 -1.097764 -0.020716 -1.645279 -0.184523 0.963047 -1.070589 4.552137 0.111924 -2.130442 1.976951 0.201210 -1.486975 5.234094 0.154072 0.861126 -0.310396 0.782926 2.374843 -1.310160
assert_wb_dma_ch_sel 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_rf/always_27/stmt_1/expr_1 5.674109 2.535107 -1.743608 -2.661462 0.612317 -0.458649 -2.609728 0.871438 0.708201 -1.934304 -2.192380 0.642098 1.750149 -0.882158 0.334439 2.381402 0.241953 -1.063472 1.420181 0.277865
wb_dma_ch_sel/inst_ch2 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_ch_sel/assign_122_valid 4.081049 0.641372 0.647274 -1.471365 0.394993 1.957553 -1.478179 2.537742 0.157363 -0.881803 -0.434023 -0.142086 -0.579425 2.262341 -0.355246 2.115319 0.425776 -1.242317 2.434541 -1.335859
wb_dma_rf/wire_dma_abort 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_de/assign_67_dma_done_all/expr_1 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
wb_dma_de/always_4/if_1/cond 3.432359 -0.237573 -0.484613 -0.068091 3.118448 1.074332 -2.152834 2.703750 1.544963 -0.174160 0.306729 0.953714 -1.030911 -1.017789 0.818653 0.225411 -1.609663 -1.030851 2.408417 -2.142629
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.163123 -4.038897 -0.600331 1.361058 1.213901 0.976122 2.601884 0.786001 1.438370 1.296556 1.156448 -0.655176 3.826360 -0.113113 0.801734 0.985227 0.508759 3.878073 0.266225 -1.689225
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.689457 -0.615150 -2.277035 -4.762503 -0.210850 -1.809327 2.501121 -2.740812 2.173132 -3.256756 -1.137164 0.033185 1.974996 2.028041 -1.108014 -2.207697 2.700695 2.283681 -0.942686 0.455356
wb_dma_ch_sel/assign_156_req_p0 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
assert_wb_dma_ch_arb/input_advance 2.330934 -2.125354 -0.495925 1.145880 1.978175 1.735471 -0.266434 5.075511 -0.445506 -1.999098 2.535869 -0.292105 0.400646 2.736292 0.667696 -0.194112 -0.097204 0.931894 2.435079 -1.884127
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.622851 0.498303 1.098863 -1.280638 -1.679714 -0.503267 -0.663156 0.137788 1.425919 -1.823769 2.207167 0.074315 -1.872004 4.053777 -0.369019 1.681398 -0.138028 0.365811 1.689672 -0.056035
wb_dma_ch_rf/reg_ch_tot_sz_r 1.115966 -0.371267 1.192602 2.703505 3.855805 3.204254 -0.306711 0.830684 -1.199643 2.019531 -2.078908 -4.796759 2.524400 -1.907360 0.290734 2.276690 -0.069138 -2.956850 0.948974 -1.639012
wb_dma_ch_rf/wire_ch_adr0 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_ch_rf/wire_ch_adr1 0.171428 -1.031953 1.827497 2.584578 1.095282 -0.972518 0.841903 -1.482106 2.810803 -0.917553 3.512462 -3.155296 2.812349 -0.257610 0.267540 -2.166984 3.753613 -1.669599 1.620525 -1.006593
wb_dma/wire_ch0_adr0 0.491844 -1.377882 1.713625 -2.023814 -3.398021 1.072696 -0.341814 -0.898473 0.257718 -0.656049 1.937305 1.585012 -1.651001 6.344916 -0.653342 1.085673 -0.309553 1.485973 2.441212 2.505644
wb_dma/wire_ch0_adr1 -0.484896 -0.644793 0.531916 2.605785 -0.318081 -0.698550 -0.129814 0.664852 0.338330 -1.952767 3.823936 -2.444920 1.751006 2.264472 0.179363 0.735079 1.129673 -0.250111 1.093838 -0.647511
wb_dma_ch_pri_enc/wire_pri24_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma/input_dma_rest_i -0.831055 -0.537704 1.786603 0.648331 -0.614761 0.894300 1.813009 -3.353955 1.641143 2.165383 -0.286285 2.451916 -1.567501 0.971044 -1.089458 2.771628 -1.167171 2.419137 0.988205 -0.408476
wb_dma_inc30r/assign_1_out -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_sel/assign_133_req_p0 2.991278 1.550321 -0.764775 -0.609509 -0.101757 1.499984 1.164309 4.666145 -1.050362 -2.148711 0.725343 -1.621166 0.754685 0.813723 -2.227350 -1.273831 3.763597 -1.580447 0.419176 -3.460820
wb_dma_ch_rf/always_23 -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_inc30r/reg_out_r -2.885073 -4.808247 0.817062 0.139865 -1.322245 0.710358 2.065343 0.089722 2.489900 2.736977 1.437463 -2.654611 3.733052 1.947238 1.402664 3.367187 0.482673 3.928328 0.485692 -0.991567
wb_dma/wire_pointer2 0.644326 0.449231 2.101200 -0.310591 -0.977832 0.314714 -0.096717 -3.693525 2.165506 -0.995190 1.926603 1.348759 -1.674785 0.277824 0.063045 0.476150 0.099697 -0.081702 2.358449 1.503587
wb_dma_ch_rf/always_20 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma/wire_pointer0 2.210433 -0.381597 0.879826 0.381872 0.907914 2.592625 2.124951 -1.754592 2.233210 0.573928 1.278844 1.130302 0.756221 -1.765006 -1.339241 0.648692 3.320804 0.841053 2.391513 -3.500343
wb_dma/wire_pointer1 3.150631 0.773894 1.220548 -0.049715 0.450746 2.353420 0.443236 -1.692567 1.905609 -1.326901 1.315701 1.520308 -1.024233 -0.701143 -0.656174 2.078787 1.195677 0.497360 2.943900 -1.735801
wb_dma/wire_mast0_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_rf/always_26 5.096762 1.696773 -1.516320 -2.121877 1.123211 -1.974158 -2.040976 -0.059649 1.762462 -3.728225 -2.420556 -0.301165 1.667733 -1.864265 2.094546 2.465026 0.227528 -0.192449 -0.387799 0.660740
wb_dma_de/always_23/block_1/case_1/block_5 2.220213 -4.123113 0.389479 -1.186902 3.790929 2.277489 -1.371810 0.286733 -0.543498 4.310124 -3.940689 3.265692 -0.411871 -0.531099 2.474295 -0.792006 -0.194293 0.348446 1.230951 -1.100595
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.079563 1.180507 -0.107581 -1.097834 -0.064112 0.471794 -1.618448 3.047442 -0.041279 -2.075602 0.897026 -1.010592 1.035159 2.811418 -0.526349 1.114792 1.486273 -1.715069 2.521747 -0.859848
wb_dma_ch_rf/wire_ch_am0_we -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma_ch_rf/always_25 -0.641196 -2.994627 0.447108 -0.570529 0.335643 -1.520555 -0.492867 -0.737931 3.372357 -0.498405 0.536588 -1.842018 1.301713 0.711387 2.862536 2.954846 -0.517420 2.201961 -0.825141 -1.185865
wb_dma/wire_dma_rest -0.831055 -0.537704 1.786603 0.648331 -0.614761 0.894300 1.813009 -3.353955 1.641143 2.165383 -0.286285 2.451916 -1.567501 0.971044 -1.089458 2.771628 -1.167171 2.419137 0.988205 -0.408476
wb_dma_wb_mast/input_mast_adr -0.767139 -2.018073 0.048982 2.555547 -1.056502 0.726236 1.643618 2.030648 -0.941765 -1.976150 3.654298 -1.237362 2.414295 2.849003 -0.157164 0.168677 1.434924 2.069103 0.734758 -0.206759
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627167 0.064345 0.782346 -2.671219 -2.055054 2.814689 0.663607 -2.219023 1.821071 -1.711517 1.513031 1.358529 -2.963971 -0.981275 -0.735728 1.277165 2.600079 1.013021 0.710011 -3.439175
wb_dma_ch_sel/always_44/case_1 -0.500887 0.227617 2.505438 -3.152641 -3.918029 -0.270266 1.247657 -1.172853 2.070665 -1.050162 1.518247 -0.568506 -2.327847 3.397527 -0.645469 1.460876 1.861510 0.597978 1.260505 0.100251
wb_dma/wire_ch0_am0 -0.809229 -3.089291 0.761598 1.206323 -0.258199 2.163783 -0.774392 1.275653 -1.310225 1.161722 1.925665 1.595837 -1.379710 4.448167 0.080530 -0.048233 -1.695373 1.256912 1.283849 0.240626
wb_dma/wire_ch0_am1 -0.362029 -2.601875 -0.317545 -0.451055 -0.451946 0.080949 -0.750784 -0.471875 1.921088 0.945275 0.847466 -0.723832 2.060721 1.180660 1.345021 3.713492 -0.645964 2.423620 0.522961 -1.466813
wb_dma_ch_rf/always_19/if_1 0.040425 -1.321964 1.578093 2.027138 1.664654 1.471359 -1.812586 1.286431 -0.097869 0.582823 -0.295081 -1.807553 -1.455614 0.558281 1.458669 2.157261 -2.363160 -1.399323 -0.009378 -0.764956
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.527386 -1.296147 1.517837 -3.241301 -3.277502 0.922259 -0.331599 0.569549 0.446890 0.299737 0.863210 1.094186 -3.565468 5.330854 -0.537898 1.034719 0.729079 0.891883 0.223249 -1.144732
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 4.126083 -0.819545 -0.866464 2.042571 1.168897 0.022544 -2.814404 0.056006 -2.705160 3.436918 -0.916168 5.467920 -1.346954 4.144597 -1.327068 -2.790728 3.479154 -2.800731 0.770310 -2.131565
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.145952 0.259615 0.016669 2.583842 -1.823009 1.909668 -0.218243 -3.830812 -2.302323 1.017983 3.076567 0.378833 0.986544 2.081231 -1.791181 2.425066 0.576557 0.458242 2.547835 -0.111972
wb_dma_de/always_3/if_1 -0.955963 -2.850726 -0.586924 2.002758 0.526345 -0.553451 1.580594 0.621867 1.585032 0.430541 2.532159 -1.902309 5.057677 0.711431 0.549744 1.089437 1.525958 2.407274 0.704264 -1.397640
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_16_ch_adr1_we -0.304706 -0.222428 0.442713 2.861115 0.718973 -0.702058 0.955292 -0.606469 1.481782 -0.453941 3.394722 -2.601221 3.002856 0.058412 -0.675786 0.054842 2.933417 -0.767057 1.241692 -2.311562
wb_dma_wb_if/wire_wbm_data_o -4.461699 -4.027204 0.738739 1.745437 0.980038 -0.141489 2.406933 0.575115 1.421919 1.250368 4.055893 -2.420244 -0.296911 3.445890 -0.326684 -0.980503 -2.371255 2.092612 1.130616 -1.407326
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.630359 -1.183777 -0.588450 1.071302 2.139333 2.683267 0.297112 4.077786 -0.053636 -2.008985 2.078529 0.022793 0.969764 1.093095 -0.086140 0.687871 1.166767 0.892086 2.765361 -3.110172
wb_dma_ch_sel/always_48/case_1/stmt_1 3.239460 0.404806 -0.081185 -1.698312 -1.189700 1.765368 4.497373 1.264559 0.667211 -1.517561 -1.023428 0.888170 3.408391 -0.178334 -2.089731 0.518725 5.248447 2.791331 0.423596 -1.636568
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
assert_wb_dma_ch_arb/input_grant0 2.330934 -2.125354 -0.495925 1.145880 1.978175 1.735471 -0.266434 5.075511 -0.445506 -1.999098 2.535869 -0.292105 0.400646 2.736292 0.667696 -0.194112 -0.097204 0.931894 2.435079 -1.884127
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_pri_enc/wire_pri18_out 2.064296 0.295511 0.085576 -0.086636 1.844330 0.868506 -0.563491 -1.315180 2.799326 -0.462698 1.280746 2.447250 -1.905432 -2.388097 0.267671 0.441688 -0.956464 0.573297 2.297736 -1.725063
wb_dma_de/assign_6_adr0_cnt_next -1.680001 -3.512008 1.055595 -0.291144 0.700644 1.333480 0.197438 1.446716 0.513760 1.879000 -0.784355 0.108374 -2.618461 1.141911 2.056322 2.187301 -0.642073 1.958156 -1.455965 -3.505510
wb_dma_ch_rf/reg_ch_err 3.757947 0.703845 -1.274778 -2.526747 0.213773 0.376545 -0.542349 1.008101 1.968408 -1.753863 1.608419 2.590031 -0.374098 0.259892 -0.596421 -0.359698 0.949747 0.929115 2.977599 -1.458368
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.583991 -0.489886 0.632875 1.272563 1.763040 2.887641 0.523989 0.607116 1.354605 -1.158302 1.685976 0.552761 -0.794406 -0.596593 -0.230884 2.167760 0.661519 0.932482 2.267590 -3.521001
wb_dma_wb_slv/input_wb_addr_i -1.206427 0.870159 0.621412 -4.112381 1.930520 -4.211051 0.121023 0.882144 3.348925 -1.593061 2.874144 1.746800 -1.205287 3.209873 1.664100 -5.162313 -2.596588 -0.715440 2.591016 5.794876
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.679579 -1.636193 -0.171606 1.212534 1.998030 -0.135807 -0.708267 -0.365771 2.047327 0.050859 1.941746 1.427877 -1.779762 -1.443290 1.356884 -0.630700 -2.504358 1.136826 0.819525 -0.825064
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.724495 0.548273 0.853123 1.849040 2.057464 3.449508 -0.074822 1.154939 -1.414201 -0.742532 -1.175567 -0.316563 1.005536 -1.245489 -0.048100 2.052128 0.417885 -0.977289 1.920985 -0.479709
