 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : qr_decode
Version: R-2020.09-SP5
Date   : Thu Nov 25 23:09:33 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_qr_in_reg_2__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  7.2000     7.2000 r
  srstn (in)                                            0.0000     7.2000 r
  U12704/Y (INVX32_HVT)                                 0.0112     7.2112 f
  U11423/Y (INVX4_HVT)                                  0.0127     7.2239 r
  U11131/Y (NAND2X2_HVT)                                0.1173     7.3413 f
  U11128/Y (OR2X1_HVT)                                  0.0787     7.4200 f
  U11424/Y (NBUFFX2_HVT)                                0.1076     7.5276 f
  clk_gate_qr_in_reg_2__0/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_6)
                                                        0.0000     7.5276 f
  clk_gate_qr_in_reg_2__0/latch/D (LATCHX1_HVT)         0.0000     7.5276 f
  data arrival time                                                7.5276

  clock clk' (rise edge)                                4.5000     4.5000
  clock network delay (ideal)                           0.0000     4.5000
  clk_gate_qr_in_reg_2__0/latch/CLK (LATCHX1_HVT)       0.0000     4.5000 r
  time borrowed from endpoint                           3.0276     7.5276
  data required time                                               7.5276
  --------------------------------------------------------------------------
  data required time                                               7.5276
  data arrival time                                               -7.5276
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                              4.5000   
  library setup time                                   -0.1081   
  --------------------------------------------------------------
  max time borrow                                       4.3919   
  actual time borrow                                    3.0276   
  --------------------------------------------------------------


1
