--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf K7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1915 paths analyzed, 142 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.660ns.
--------------------------------------------------------------------------------

Paths for end point m0/cnt_8 (SLICE_X2Y19.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_15 (FF)
  Destination:          m0/cnt_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.127 - 0.145)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_15 to m0/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.DQ       Tcko                  0.308   m0/cnt<15>
                                                       m0/cnt_15
    SLICE_X3Y22.B1       net (fanout=2)        0.723   m0/cnt<15>
    SLICE_X3Y22.COUT     Topcyb                0.377   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<1>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.312ns logic, 1.295ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_7 (FF)
  Destination:          m0/cnt_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.127 - 0.147)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_7 to m0/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y18.DQ       Tcko                  0.308   m0/cnt<7>
                                                       m0/cnt_7
    SLICE_X3Y22.A1       net (fanout=2)        0.694   m0/cnt<7>
    SLICE_X3Y22.COUT     Topcya                0.366   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<0>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.301ns logic, 1.266ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_16 (FF)
  Destination:          m0/cnt_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.127 - 0.144)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_16 to m0/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.AQ       Tcko                  0.308   m0/cnt<19>
                                                       m0/cnt_16
    SLICE_X3Y22.B2       net (fanout=3)        0.667   m0/cnt<16>
    SLICE_X3Y22.COUT     Topcyb                0.377   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<1>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.312ns logic, 1.239ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point m0/cnt_9 (SLICE_X2Y19.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_15 (FF)
  Destination:          m0/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.127 - 0.145)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_15 to m0/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.DQ       Tcko                  0.308   m0/cnt<15>
                                                       m0/cnt_15
    SLICE_X3Y22.B1       net (fanout=2)        0.723   m0/cnt<15>
    SLICE_X3Y22.COUT     Topcyb                0.377   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<1>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.312ns logic, 1.295ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_7 (FF)
  Destination:          m0/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.127 - 0.147)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_7 to m0/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y18.DQ       Tcko                  0.308   m0/cnt<7>
                                                       m0/cnt_7
    SLICE_X3Y22.A1       net (fanout=2)        0.694   m0/cnt<7>
    SLICE_X3Y22.COUT     Topcya                0.366   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<0>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.301ns logic, 1.266ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_16 (FF)
  Destination:          m0/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.127 - 0.144)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_16 to m0/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.AQ       Tcko                  0.308   m0/cnt<19>
                                                       m0/cnt_16
    SLICE_X3Y22.B2       net (fanout=3)        0.667   m0/cnt<16>
    SLICE_X3Y22.COUT     Topcyb                0.377   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<1>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.312ns logic, 1.239ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point m0/cnt_10 (SLICE_X2Y19.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_15 (FF)
  Destination:          m0/cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.127 - 0.145)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_15 to m0/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.DQ       Tcko                  0.308   m0/cnt<15>
                                                       m0/cnt_15
    SLICE_X3Y22.B1       net (fanout=2)        0.723   m0/cnt<15>
    SLICE_X3Y22.COUT     Topcyb                0.377   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<1>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.312ns logic, 1.295ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_7 (FF)
  Destination:          m0/cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.127 - 0.147)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_7 to m0/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y18.DQ       Tcko                  0.308   m0/cnt<7>
                                                       m0/cnt_7
    SLICE_X3Y22.A1       net (fanout=2)        0.694   m0/cnt<7>
    SLICE_X3Y22.COUT     Topcya                0.366   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<0>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.301ns logic, 1.266ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/cnt_16 (FF)
  Destination:          m0/cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.127 - 0.144)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/cnt_16 to m0/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.AQ       Tcko                  0.308   m0/cnt<19>
                                                       m0/cnt_16
    SLICE_X3Y22.B2       net (fanout=3)        0.667   m0/cnt<16>
    SLICE_X3Y22.COUT     Topcyb                0.377   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_lut<1>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<3>
    SLICE_X3Y23.AMUX     Tcina                 0.283   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
                                                       m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.SR       net (fanout=9)        0.572   m0/Mcompar_cnt[31]_GND_9_o_LessThan_2_o_cy<4>
    SLICE_X2Y19.CLK      Tsrck                 0.344   m0/cnt<11>
                                                       m0/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.312ns logic, 1.239ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m0/clk_1s (SLICE_X0Y22.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/clk_1s (FF)
  Destination:          m0/clk_1s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m0/clk_1s to m0/clk_1s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.AQ       Tcko                  0.100   m0/clk_1s
                                                       m0/clk_1s
    SLICE_X0Y22.A3       net (fanout=3)        0.150   m0/clk_1s
    SLICE_X0Y22.CLK      Tah         (-Th)     0.032   m0/clk_1s
                                                       m0/clk_1s_rstpot
                                                       m0/clk_1s
    -------------------------------------------------  ---------------------------
    Total                                      0.218ns (0.068ns logic, 0.150ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point m0/cnt_3 (SLICE_X2Y17.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/cnt_3 (FF)
  Destination:          m0/cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m0/cnt_3 to m0/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.DQ       Tcko                  0.118   m0/cnt<3>
                                                       m0/cnt_3
    SLICE_X2Y17.D3       net (fanout=1)        0.139   m0/cnt<3>
    SLICE_X2Y17.CLK      Tah         (-Th)     0.018   m0/cnt<3>
                                                       m0/cnt<3>_rt
                                                       m0/Mcount_cnt_cy<3>
                                                       m0/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point m0/cnt_0 (SLICE_X2Y17.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/cnt_0 (FF)
  Destination:          m0/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m0/cnt_0 to m0/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.118   m0/cnt<3>
                                                       m0/cnt_0
    SLICE_X2Y17.A3       net (fanout=1)        0.139   m0/cnt<0>
    SLICE_X2Y17.CLK      Tah         (-Th)     0.014   m0/cnt<3>
                                                       m0/Mcount_cnt_lut<0>_INV_0
                                                       m0/Mcount_cnt_cy<3>
                                                       m0/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.104ns logic, 0.139ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: m0/cnt<3>/CLK
  Logical resource: m0/cnt_0/CK
  Location pin: SLICE_X2Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.350ns (Tch)
  Physical resource: m0/cnt<3>/CLK
  Logical resource: m0/cnt_0/CK
  Location pin: SLICE_X2Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.660|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1915 paths, 0 nets, and 86 connections

Design statistics:
   Minimum period:   2.660ns{1}   (Maximum frequency: 375.940MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 11 16:17:45 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



