<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau_control_block.sv</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Module"></a><a name="Topic285"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Module</div>
</div>

<a name="MVAU_Control_Block"></a><a name="Topic286"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">MVAU Control Block (mvau_control_block.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam</p><p>This file lists an RTL implementation of the control block which generates address for weight memory</p><p>It is part of the Xilinx FINN open source framework for implementing quantized neural networks on FPGAs</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">WMEM_ADDR_BW</td><td class="CDLDefinition"><p>Word length of the address for the weight memories</p></td></tr></table><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">aresetn</td><td class="CDLDefinition"><p>Active low synchronous reset</p></td></tr><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">in_v</td><td class="CDLDefinition"><p>Input valid to indicate valid input stream</p></td></tr></table><div class="CHeading">Outputs</div><p>[WMEM_ADDR_BW-1:0] wmem_addr- Address for the weight memories</p></div>
</div>

<a name="Parameters"></a><a name="Topic287"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Parameters</div>
</div>

<a name="NF_T"></a><a name="Topic288"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">NF_T</div>
 <div class="CBody"><p>Word length of the NF counter to control reading and writing from the input buffer localparam int&nbsp; NF_T=$clog2(NF); // For nf_cnt Parameter: SF_T Address word length of the buffer localparam int&nbsp; SF_T=$clog2(SF); // Address word length for the input buffer</p></div>
</div>

<a name="Signals"></a><a name="Topic289"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="do_mvau"></a><a name="Topic290"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">do_mvau</div>
 <div class="CBody"><p>To allow reading of weight memory when computation taking place</p></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic291"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="WMEM_ADDR"></a><a name="Topic292"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">WMEM_ADDR</div>
 <div class="CBody"><p>Control Logic for generating address for the weight memory</p></div>
</div>

<a name="Signals(2)"></a><a name="Topic293"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="wmem_en"></a><a name="Topic294"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_en</div>
 <div class="CBody"><p>To enable reading of weight memory when the input buffer is being re-used logic&nbsp; wmem_en;</p></div>
</div>

<a name="sf_clr"></a><a name="Topic295"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">sf_clr</div>
 <div class="CBody"><p>Control signal for resetting the accumulator and a one bit control signal to indicate when sf_cnt == SF-1 logic&nbsp; sf_clr; // Signal: sf_cnt // Counter to check when a whole weight matrix row has been processed logic [SF_T-1:0] sf_cnt;</p></div>
</div>

<a name="Sequential_Always_Blocks(2)"></a><a name="Topic296"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="NF_CLR"></a><a name="Topic297"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">NF_CLR</div>
 <div class="CBody"><p>A one bit control signal to indicate when nf_cnt == NF always_ff @(posedge aclk) begin if(!aresetn) nf_clr &lt;= 1'b0; else if(nf_cnt==NF_T'(NF-1)) //assign nf_clr = nf_cnt==NF_T'(NF-1) ? 1'b1 : 1'b0; nf_clr &lt;= 1'b1; else nf_clr &lt;= 1'b0; end // Always_FF: NF_CNT // A counter to keep track when we are done writing to the // input buffer so that it can be reused again // Similar to the variable nf in mvau.hpp // Only used when multiple output channels always_ff @(posedge aclk) begin if(!aresetn) nf_cnt &lt;= 'd0; else if(nf_clr &amp; sf_clr) nf_cnt &lt;= 'd0; else if(sf_clr) nf_cnt &lt;= nf_cnt + 1; end</p></div>
</div>

</body></html>