Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Feb 21 22:56:58 2017
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fmc_imageon_gs_wrapper_timing_summary_routed.rpt -rpx fmc_imageon_gs_wrapper_timing_summary_routed.rpx
| Design       : fmc_imageon_gs_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.396     -921.095                   1279                82783       -0.807      -34.894                    103                82487        0.264        0.000                       0                 35379  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_fpga_0               {0.000 10.000}       20.000          50.000          
clk_fpga_1               {0.000 3.365}        6.730           148.588         
clk_fpga_2               {0.000 2.500}        5.000           200.000         
fmc_imageon_vclk_l       {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0_1  {0.000 13.460}       26.920          37.147          
fmc_imageon_vclk_r       {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0    {0.000 13.460}       26.920          37.147          
fmc_vita_ser_clk_l       {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0_1           {0.000 5.384}        13.460          74.294          
fmc_vita_ser_clk_r       {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0             {0.000 5.384}        13.460          74.294          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                     1.040        0.000                      0                15366        0.056        0.000                      0                15366        8.750        0.000                       0                  6977  
clk_fpga_1                    -1.572     -452.882                   1145                55882        0.051        0.000                      0                55882        2.115        0.000                       0                 22392  
clk_fpga_2                                                                                                                                                                 0.264        0.000                       0                     2  
fmc_imageon_vclk_l             1.247        0.000                      0                 1266        0.052        0.000                      0                 1266        2.385        0.000                       0                   778  
  vita_clk_div4_l_n_0_1       17.915        0.000                      0                 3294        0.117        0.000                      0                 3294       12.480        0.000                       0                  2030  
fmc_imageon_vclk_r             1.414        0.000                      0                 1266        0.083        0.000                      0                 1266        2.385        0.000                       0                   778  
  vita_clk_div4_l_n_0         17.121        0.000                      0                 3294        0.057        0.000                      0                 3294       12.480        0.000                       0                  2030  
fmc_vita_ser_clk_l                                                                                                                                                         1.025        0.000                       0                    22  
  CLKDIV_c_0_1                 8.930        0.000                      0                  232        0.119        0.000                      0                  232        4.884        0.000                       0                   174  
fmc_vita_ser_clk_r                                                                                                                                                         1.025        0.000                       0                    22  
  CLKDIV_c_0                   9.979        0.000                      0                  232        0.121        0.000                      0                  232        4.884        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1             clk_fpga_0                   4.698        0.000                      0                  136                                                                        
clk_fpga_0             clk_fpga_1                  -4.396     -468.213                    134                  294        0.274        0.000                      0                  134  
vita_clk_div4_l_n_0_1  fmc_imageon_vclk_l           2.566        0.000                      0                   16        0.784        0.000                      0                   16  
fmc_imageon_vclk_l     vita_clk_div4_l_n_0_1        4.188        0.000                      0                   16        0.173        0.000                      0                   16  
CLKDIV_c_0_1           vita_clk_div4_l_n_0_1        9.674        0.000                      0                   55       -0.752      -17.274                     51                   55  
vita_clk_div4_l_n_0    fmc_imageon_vclk_r           2.630        0.000                      0                   16        0.716        0.000                      0                   16  
fmc_imageon_vclk_r     vita_clk_div4_l_n_0          4.747        0.000                      0                   16        0.205        0.000                      0                   16  
CLKDIV_c_0             vita_clk_div4_l_n_0          8.988        0.000                      0                   55       -0.807      -17.621                     52                   55  
vita_clk_div4_l_n_0_1  CLKDIV_c_0_1                 7.034        0.000                      0                   36        1.043        0.000                      0                   36  
vita_clk_div4_l_n_0    CLKDIV_c_0                   7.245        0.000                      0                   36        0.989        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      CLKDIV_c_0             CLKDIV_c_0                   5.286        0.000                      0                    5        2.463        0.000                      0                    5  
**async_default**      CLKDIV_c_0_1           CLKDIV_c_0_1                 4.635        0.000                      0                    5        2.509        0.000                      0                    5  
**async_default**      clk_fpga_0             clk_fpga_0                  15.556        0.000                      0                  680        0.284        0.000                      0                  680  
**async_default**      clk_fpga_1             clk_fpga_1                   1.433        0.000                      0                  129        0.304        0.000                      0                  129  
**async_default**      fmc_imageon_vclk_l     fmc_imageon_vclk_l           2.698        0.000                      0                  170        0.380        0.000                      0                  170  
**async_default**      vita_clk_div4_l_n_0_1  fmc_imageon_vclk_l           1.271        0.000                      0                    2        1.595        0.000                      0                    2  
**async_default**      fmc_imageon_vclk_r     fmc_imageon_vclk_r           3.091        0.000                      0                  170        0.329        0.000                      0                  170  
**async_default**      vita_clk_div4_l_n_0    fmc_imageon_vclk_r           0.927        0.000                      0                    2        1.767        0.000                      0                    2  
**async_default**      CLKDIV_c_0             vita_clk_div4_l_n_0          8.897        0.000                      0                    5        0.207        0.000                      0                    5  
**async_default**      fmc_imageon_vclk_r     vita_clk_div4_l_n_0          3.877        0.000                      0                   23        0.521        0.000                      0                   23  
**async_default**      vita_clk_div4_l_n_0    vita_clk_div4_l_n_0         22.609        0.000                      0                  125        0.409        0.000                      0                  125  
**async_default**      CLKDIV_c_0_1           vita_clk_div4_l_n_0_1        8.243        0.000                      0                    5        0.433        0.000                      0                    5  
**async_default**      fmc_imageon_vclk_l     vita_clk_div4_l_n_0_1        4.554        0.000                      0                   23        0.100        0.000                      0                   23  
**async_default**      vita_clk_div4_l_n_0_1  vita_clk_div4_l_n_0_1       23.969        0.000                      0                  125        0.354        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.400ns  (logic 1.450ns (7.880%)  route 16.950ns (92.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 21.559 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=98, routed)         16.950    20.137    fmc_imageon_gs_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[1]
    SLICE_X28Y21         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.559    21.559    fmc_imageon_gs_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X28Y21         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]/C
                         clock pessimism              0.000    21.559    
                         clock uncertainty           -0.302    21.257    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)       -0.081    21.176    fmc_imageon_gs_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         21.176    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.107ns  (logic 1.450ns (8.008%)  route 16.657ns (91.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         16.657    19.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X68Y18         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.548    21.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y18         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.302    21.246    
    SLICE_X68Y18         FDRE (Setup_fdre_C_D)       -0.043    21.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]
  -------------------------------------------------------------------
                         required time                         21.203    
                         arrival time                         -19.844    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.826ns  (logic 1.450ns (8.134%)  route 16.376ns (91.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 21.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         16.376    19.563    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X69Y19         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.547    21.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y19         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[7]/C
                         clock pessimism              0.000    21.547    
                         clock uncertainty           -0.302    21.245    
    SLICE_X69Y19         FDRE (Setup_fdre_C_D)       -0.040    21.205    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[7]
  -------------------------------------------------------------------
                         required time                         21.205    
                         arrival time                         -19.563    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.583ns  (logic 1.450ns (8.247%)  route 16.133ns (91.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         16.133    19.320    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfjpqboi5fqmataa[7]
    SLICE_X63Y19         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.545    21.545    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaaarmk
    SLICE_X63Y19         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja/C
                         clock pessimism              0.000    21.545    
                         clock uncertainty           -0.302    21.243    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)       -0.093    21.150    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                         -19.320    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 1.450ns (8.215%)  route 16.200ns (91.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 21.546 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         16.200    19.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X66Y20         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.546    21.546    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y20         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[7]/C
                         clock pessimism              0.000    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X66Y20         FDRE (Setup_fdre_C_D)       -0.013    21.231    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[7]
  -------------------------------------------------------------------
                         required time                         21.231    
                         arrival time                         -19.387    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 1.450ns (8.215%)  route 16.200ns (91.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 21.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         16.200    19.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X66Y18         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.547    21.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y18         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[7]/C
                         clock pessimism              0.000    21.547    
                         clock uncertainty           -0.302    21.245    
    SLICE_X66Y18         FDRE (Setup_fdre_C_D)       -0.013    21.232    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[7]
  -------------------------------------------------------------------
                         required time                         21.232    
                         arrival time                         -19.387    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.510ns  (logic 1.450ns (8.281%)  route 16.060ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 21.546 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         16.060    19.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X67Y19         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.546    21.546    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y19         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[7]/C
                         clock pessimism              0.000    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X67Y19         FDRE (Setup_fdre_C_D)       -0.040    21.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[7]
  -------------------------------------------------------------------
                         required time                         21.204    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.333ns  (logic 1.450ns (8.366%)  route 15.883ns (91.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 21.546 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         15.883    19.069    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X65Y20         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.546    21.546    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y20         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[7]/C
                         clock pessimism              0.000    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)       -0.058    21.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[7]
  -------------------------------------------------------------------
                         required time                         21.186    
                         arrival time                         -19.069    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.169ns  (logic 1.450ns (8.446%)  route 15.719ns (91.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=88, routed)         15.719    18.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X64Y22         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.543    21.543    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y22         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]/C
                         clock pessimism              0.000    21.543    
                         clock uncertainty           -0.302    21.241    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)       -0.062    21.179    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                         -18.906    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum15rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.199ns  (logic 1.450ns (8.431%)  route 15.749ns (91.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=98, routed)         15.749    18.936    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfjpqboi5fqmataa[1]
    SLICE_X62Y20         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum15rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.545    21.545    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaaarmk
    SLICE_X62Y20         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum15rja/C
                         clock pessimism              0.000    21.545    
                         clock uncertainty           -0.302    21.243    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)       -0.031    21.212    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum15rja
  -------------------------------------------------------------------
                         required time                         21.212    
                         arrival time                         -18.936    
  -------------------------------------------------------------------
                         slack                                  2.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.033%)  route 0.250ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.544     0.544    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y80         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.685 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.250     0.935    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_full
    SLICE_X49Y76         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.809     0.809    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y76         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[16]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.075     0.879    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdhh2ki5ri0d5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsnjpqboi5eimataprd2rcbx2kgq5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.604%)  route 0.208ns (58.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.580     0.580    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsaaarmk
    SLICE_X62Y52         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdhh2ki5ri0d5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.148     0.728 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdhh2ki5ri0d5csa/Q
                         net (fo=1, routed)           0.208     0.935    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsahfcp2daeya[7]
    SLICE_X62Y48         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsnjpqboi5eimataprd2rcbx2kgq5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.854     0.854    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaaarmk
    SLICE_X62Y48         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsnjpqboi5eimataprd2rcbx2kgq5yui/C
                         clock pessimism              0.000     0.854    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.009     0.863    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsnjpqboi5eimataprd2rcbx2kgq5yui
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.872%)  route 0.214ns (59.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.545     0.545    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X50Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDCE (Prop_fdce_C_Q)         0.148     0.693 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.214     0.907    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/dout[24]
    SLICE_X49Y66         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X49Y66         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[25]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X49Y66         FDCE (Hold_fdce_C_D)         0.019     0.831    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.816%)  route 0.181ns (56.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.662     0.662    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y101        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[10]/Q
                         net (fo=2, routed)           0.181     0.984    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg_n_0_[10]
    SLICE_X66Y99         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.849     0.849    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y99         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[10]/C
                         clock pessimism             -0.005     0.844    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.063     0.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.259%)  route 0.253ns (54.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.642     0.642    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/s_axi_aclk
    SLICE_X108Y49        FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/Q
                         net (fo=6, routed)           0.253     1.058    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Rc_fifo_rd_d
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.103 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_1__1/O
                         net (fo=1, routed)           0.000     1.103    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/D_0
    SLICE_X108Y50        FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.906     0.906    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X108Y50        FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/C
                         clock pessimism              0.000     0.906    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.120     1.026    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.550     0.550    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y67         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[0]/Q
                         net (fo=1, routed)           0.099     0.790    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y66         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y66         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.252     0.565    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.712    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.540     0.540    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y76         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     0.681 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[30]/Q
                         net (fo=1, routed)           0.103     0.784    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/DIA0
    SLICE_X50Y77         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.807     0.807    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X50Y77         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.252     0.555    
    SLICE_X50Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.702    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0low_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.633%)  route 0.190ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.666     0.666    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y101        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg[8]/Q
                         net (fo=2, routed)           0.190     0.997    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59_reg_n_0_[8]
    SLICE_X83Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0low_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.853     0.853    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0low_reg[8]/C
                         clock pessimism             -0.005     0.848    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.066     0.914    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0low_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.548     0.548    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y69         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.128     0.676 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[16]/Q
                         net (fo=1, routed)           0.059     0.735    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/DIC0
    SLICE_X46Y69         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X46Y69         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.253     0.561    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     0.651    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.539     0.539    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[28]/Q
                         net (fo=1, routed)           0.059     0.726    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X50Y75         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.804     0.804    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X50Y75         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.252     0.552    
    SLICE_X50Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     0.642    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X52Y21  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1opyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X58Y20  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum25rja/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y24  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2o5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y30  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2ppyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X43Y25  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X54Y23  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3qpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X53Y26  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3r5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X65Y18  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum55rja/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X61Y54  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a1t2rcbc/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X61Y54  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpqnx4irag/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y66  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y67  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :         1145  Failing Endpoints,  Worst Slack       -1.572ns,  Total Violation     -452.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 2.164ns (27.462%)  route 5.716ns (72.538%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 8.307 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.467     9.714    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X8Y11          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.577     8.307    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y11          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/C
                         clock pessimism              0.115     8.422    
                         clock uncertainty           -0.111     8.311    
    SLICE_X8Y11          FDRE (Setup_fdre_C_CE)      -0.169     8.142    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 2.164ns (27.462%)  route 5.716ns (72.538%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 8.307 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.467     9.714    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X8Y11          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.577     8.307    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y11          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]/C
                         clock pessimism              0.115     8.422    
                         clock uncertainty           -0.111     8.311    
    SLICE_X8Y11          FDRE (Setup_fdre_C_CE)      -0.169     8.142    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 2.164ns (27.462%)  route 5.716ns (72.538%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 8.307 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.467     9.714    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X8Y11          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.577     8.307    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y11          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]/C
                         clock pessimism              0.115     8.422    
                         clock uncertainty           -0.111     8.311    
    SLICE_X8Y11          FDRE (Setup_fdre_C_CE)      -0.169     8.142    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.164ns (27.556%)  route 5.689ns (72.444%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.440     9.687    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/C
                         clock pessimism              0.115     8.421    
                         clock uncertainty           -0.111     8.310    
    SLICE_X14Y12         FDRE (Setup_fdre_C_CE)      -0.169     8.141    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 -1.546    

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.164ns (27.556%)  route 5.689ns (72.444%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.440     9.687    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/C
                         clock pessimism              0.115     8.421    
                         clock uncertainty           -0.111     8.310    
    SLICE_X14Y12         FDRE (Setup_fdre_C_CE)      -0.169     8.141    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 -1.546    

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.164ns (27.556%)  route 5.689ns (72.444%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.440     9.687    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[47]/C
                         clock pessimism              0.115     8.421    
                         clock uncertainty           -0.111     8.310    
    SLICE_X14Y12         FDRE (Setup_fdre_C_CE)      -0.169     8.141    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[47]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 -1.546    

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.164ns (27.556%)  route 5.689ns (72.444%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.440     9.687    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
                         clock pessimism              0.115     8.421    
                         clock uncertainty           -0.111     8.310    
    SLICE_X14Y12         FDRE (Setup_fdre_C_CE)      -0.169     8.141    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 -1.546    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.164ns (27.319%)  route 5.757ns (72.681%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.383 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.508     9.755    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X6Y13          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.653     8.383    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y13          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[21]/C
                         clock pessimism              0.115     8.498    
                         clock uncertainty           -0.111     8.387    
    SLICE_X6Y13          FDRE (Setup_fdre_C_CE)      -0.169     8.218    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.164ns (27.319%)  route 5.757ns (72.681%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.383 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.508     9.755    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X6Y13          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.653     8.383    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y13          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
                         clock pessimism              0.115     8.498    
                         clock uncertainty           -0.111     8.387    
    SLICE_X6Y13          FDRE (Setup_fdre_C_CE)      -0.169     8.218    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.164ns (27.319%)  route 5.757ns (72.681%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.383 - 6.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y38          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.352 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.695     3.047    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X6Y38          LUT2 (Prop_lut2_I0_O)        0.146     3.193 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.568     3.761    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.328     4.089 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.318     4.407    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124     4.531 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.617     5.148    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.116     5.264 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.714     5.977    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.328     6.305 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.349     6.654    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.418    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.153     7.571 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.349     7.920    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.327     8.247 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.508     9.755    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X6Y13          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.653     8.383    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y13          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/C
                         clock pessimism              0.115     8.498    
                         clock uncertainty           -0.111     8.387    
    SLICE_X6Y13          FDRE (Setup_fdre_C_CE)      -0.169     8.218    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.467%)  route 0.262ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.608     0.608    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y55         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/Q
                         net (fo=1, routed)           0.262     1.034    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X5Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.921     0.921    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.687    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.983    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.216%)  route 0.225ns (63.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.595     0.595    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y7           FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.128     0.723 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/Q
                         net (fo=1, routed)           0.225     0.948    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lsig_combined_data[7]
    RAMB36_X0Y0          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.907     0.907    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     0.897    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.420%)  route 0.223ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.595     0.595    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y9           FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.128     0.723 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.223     0.946    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lsig_combined_data[11]
    RAMB36_X0Y1          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.906     0.906    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.653    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.242     0.895    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.418%)  route 0.223ns (63.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.595     0.595    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X23Y6          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4]/Q
                         net (fo=1, routed)           0.223     0.946    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lsig_combined_data[16]
    RAMB36_X1Y1          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.904     0.904    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.652    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     0.895    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.242%)  route 0.225ns (63.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.595     0.595    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X23Y6          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][9]/Q
                         net (fo=1, routed)           0.225     0.948    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X1Y0          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.905     0.905    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y0          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.653    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     0.896    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum3o5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgoxp2ki5rizw05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.226ns (55.588%)  route 0.181ns (44.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.591     0.591    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X87Y49         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa/Q
                         net (fo=2, routed)           0.181     0.899    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpseigjpseig[48]
    SLICE_X84Y50         LUT3 (Prop_lut3_I0_O)        0.098     0.997 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum3o5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira14fdhlx4fepyum1npyur4eptd/O
                         net (fo=1, routed)           0.000     0.997    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa
    SLICE_X84Y50         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum3o5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgoxp2ki5rizw05rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.853     0.853    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X84Y50         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum3o5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgoxp2ki5rizw05rja/C
                         clock pessimism              0.000     0.853    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.092     0.945    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum3o5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgoxp2ki5rizw05rja
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsnaasmqvcpsm340zp0v4brbmay5eiqn5crud4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsabrbmay5h5zcedpyum1npyui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.379ns (74.759%)  route 0.128ns (25.241%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.553     0.553    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsaaarmk
    SLICE_X50Y99         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsnaasmqvcpsm340zp0v4brbmay5eiqn5crud4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsnaasmqvcpsm340zp0v4brbmay5eiqn5crud4fea/Q
                         net (fo=2, routed)           0.127     0.844    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsn0a[5]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.005 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsnbrbmay5h5zcedpyund5rjd2i5gd/CO[3]
                         net (fo=1, routed)           0.001     1.006    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsfbrbmay5h5zcedpyund5rjd2i5g5y14na
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.060 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsabrbmay5h5zcedpyum1o5yur4eptd/O[0]
                         net (fo=1, routed)           0.000     1.060    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsngcbviszdd[10]
    SLICE_X51Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsabrbmay5h5zcedpyum1npyui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.907     0.907    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsaaarmk
    SLICE_X51Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsabrbmay5h5zcedpyum1npyui/C
                         clock pessimism             -0.005     0.902    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsabrbmay5h5zcedpyum1npyui
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdhh2ki5ri0h5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crup4fea/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.750%)  route 0.211ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.549     0.549    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfksap2abczc
    SLICE_X51Y20         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdhh2ki5ri0h5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdhh2ki5ri0h5csa/Q
                         net (fo=1, routed)           0.211     0.888    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnedzal4bqcmb4hfcd[9]
    SLICE_X49Y19         FDSE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crup4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.819     0.819    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfksap2abczc
    SLICE_X49Y19         FDSE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crup4fea/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y19         FDSE (Hold_fdse_C_D)         0.021     0.835    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crup4fea
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsngeih2r5eiqn5crtp4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsigprp2pfvcl2r5eiqn5crtp4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.292ns (69.824%)  route 0.126ns (30.176%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.562     0.562    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsaaarmk
    SLICE_X49Y1          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsngeih2r5eiqn5crtp4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsngeih2r5eiqn5crtp4fea/Q
                         net (fo=2, routed)           0.126     0.816    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsageih2r[1]
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.099     0.915 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfgprp2pfvcl2r5riz15cshyr4pa/O
                         net (fo=1, routed)           0.000     0.915    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsngprp2pfvcl2r5riz15cshyr4pprx20
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.980 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsngprp2pfvcl2r5eiqn5crtx4feprd21/O[1]
                         net (fo=1, routed)           0.000     0.980    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfgprp2pfvcl2r5eiqn5crtx4feprd215dp0a
    SLICE_X51Y1          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsigprp2pfvcl2r5eiqn5crtp4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.826     0.826    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsaaarmk
    SLICE_X51Y1          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsigprp2pfvcl2r5eiqn5crtp4fea/C
                         clock pessimism             -0.005     0.821    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.105     0.926    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsigprp2pfvcl2r5eiqn5crtp4fea
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5riz35csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5ri0f5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.553     0.553    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsaaarmk
    SLICE_X53Y99         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5riz35csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5riz35csa/Q
                         net (fo=2, routed)           0.116     0.810    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsfepseig[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.007 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsnepseig5riz35cshyr4n5xzl/CO[3]
                         net (fo=1, routed)           0.001     1.008    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsnepseig5riz35cshyr4n5xzx4g5tc
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.062 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsnepseig5ri0f5cshyr4n5xzl/O[0]
                         net (fo=1, routed)           0.000     1.062    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5ri0f5cshyr4n5xzx4g5ub
    SLICE_X53Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5ri0f5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.907     0.907    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsaaarmk
    SLICE_X53Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5ri0f5csa/C
                         clock pessimism             -0.005     0.902    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfjgbuf4brbp3vs5qbh4va/obsiepseig5ri0f5csa
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X3Y2   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X5Y24  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X3Y6   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X5Y50  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X4Y0   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X5Y26  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X3Y0   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X5Y27  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X4Y2   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X5Y51  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X2Y48   fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X2Y48   fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X2Y48   fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X2Y48   fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X42Y88  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_l
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.766ns (16.737%)  route 3.811ns (83.263%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 11.749 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.456     9.280    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X111Y67        LUT2 (Prop_lut2_I0_O)        0.124     9.404 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=16, routed)          0.825    10.228    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.678    11.749    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/C
                         clock pessimism              0.285    12.034    
                         clock uncertainty           -0.035    11.999    
    SLICE_X112Y67        FDSE (Setup_fdse_C_S)       -0.524    11.475    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.766ns (16.737%)  route 3.811ns (83.263%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 11.749 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.456     9.280    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X111Y67        LUT2 (Prop_lut2_I0_O)        0.124     9.404 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=16, routed)          0.825    10.228    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.678    11.749    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/C
                         clock pessimism              0.285    12.034    
                         clock uncertainty           -0.035    11.999    
    SLICE_X112Y67        FDSE (Setup_fdse_C_S)       -0.524    11.475    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.766ns (16.737%)  route 3.811ns (83.263%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 11.749 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.456     9.280    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X111Y67        LUT2 (Prop_lut2_I0_O)        0.124     9.404 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=16, routed)          0.825    10.228    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.678    11.749    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[8]/C
                         clock pessimism              0.285    12.034    
                         clock uncertainty           -0.035    11.999    
    SLICE_X112Y67        FDSE (Setup_fdse_C_S)       -0.524    11.475    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.766ns (16.737%)  route 3.811ns (83.263%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 11.749 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.456     9.280    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X111Y67        LUT2 (Prop_lut2_I0_O)        0.124     9.404 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=16, routed)          0.825    10.228    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.678    11.749    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X112Y67        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/C
                         clock pessimism              0.285    12.034    
                         clock uncertainty           -0.035    11.999    
    SLICE_X112Y67        FDSE (Setup_fdse_C_S)       -0.524    11.475    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.766ns (16.474%)  route 3.884ns (83.526%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 11.747 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.465     9.289    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.124     9.413 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.889    10.301    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.676    11.747    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.285    12.032    
                         clock uncertainty           -0.035    11.997    
    SLICE_X113Y68        FDRE (Setup_fdre_C_R)       -0.429    11.568    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.766ns (16.474%)  route 3.884ns (83.526%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 11.747 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.465     9.289    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.124     9.413 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.889    10.301    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.676    11.747    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.285    12.032    
                         clock uncertainty           -0.035    11.997    
    SLICE_X113Y68        FDRE (Setup_fdre_C_R)       -0.429    11.568    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.766ns (16.474%)  route 3.884ns (83.526%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 11.747 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.465     9.289    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.124     9.413 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.889    10.301    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.676    11.747    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.285    12.032    
                         clock uncertainty           -0.035    11.997    
    SLICE_X113Y68        FDRE (Setup_fdre_C_R)       -0.429    11.568    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.766ns (16.474%)  route 3.884ns (83.526%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 11.747 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.465     9.289    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.124     9.413 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.889    10.301    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.676    11.747    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X113Y68        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.285    12.032    
                         clock uncertainty           -0.035    11.997    
    SLICE_X113Y68        FDRE (Setup_fdre_C_R)       -0.429    11.568    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.766ns (16.631%)  route 3.840ns (83.369%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 11.748 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.608     9.432    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X110Y66        LUT3 (Prop_lut3_I1_O)        0.124     9.556 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.702    10.258    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0
    SLICE_X109Y65        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.677    11.748    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y65        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.285    12.033    
                         clock uncertainty           -0.035    11.998    
    SLICE_X109Y65        FDRE (Setup_fdre_C_R)       -0.429    11.569    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.766ns (16.631%)  route 3.840ns (83.369%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 11.748 - 6.730 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.039     5.652    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X112Y126       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.170 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.530     6.700    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=63, routed)          2.608     9.432    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X110Y66        LUT3 (Prop_lut3_I1_O)        0.124     9.556 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.702    10.258    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0
    SLICE_X109Y65        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.677    11.748    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y65        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.285    12.033    
                         clock uncertainty           -0.035    11.998    
    SLICE_X109Y65        FDRE (Setup_fdre_C_R)       -0.429    11.569    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.680     1.764    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X90Y130        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[1]/Q
                         net (fo=1, routed)           0.248     2.176    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y54         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.002     2.474    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y54         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.645     1.829    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.125    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.609%)  route 0.335ns (70.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.682     1.766    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X103Y130       FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDRE (Prop_fdre_C_Q)         0.141     1.907 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.335     2.242    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X4Y26         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.997     2.469    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.625     1.844    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.140    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.208%)  route 0.315ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.681     1.765    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X100Y129       FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y129       FDRE (Prop_fdre_C_Q)         0.164     1.929 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.315     2.245    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y26         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.997     2.469    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.625     1.844    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.140    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.635     1.719    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y54        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     1.916    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X107Y54        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.905     2.376    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X107Y54        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.658     1.719    
    SLICE_X107Y54        FDCE (Hold_fdce_C_D)         0.076     1.795    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDCE (Prop_fdce_C_Q)         0.141     1.796 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.852    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.654     1.655    
    SLICE_X85Y76         FDCE (Hold_fdce_C_D)         0.075     1.730    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.573     1.657    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.798 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.854    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.654     1.657    
    SLICE_X83Y77         FDPE (Hold_fdpe_C_D)         0.075     1.732    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.576     1.660    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.141     1.801 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.857    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.844     2.315    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.656     1.660    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.075     1.735    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.593     1.677    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y74         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.874    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.860     2.331    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.655     1.677    
    SLICE_X93Y74         FDCE (Hold_fdce_C_D)         0.075     1.752    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.570     1.654    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.851    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.655     1.654    
    SLICE_X87Y75         FDCE (Hold_fdce_C_D)         0.075     1.729    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.570     1.654    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.851    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.655     1.654    
    SLICE_X89Y74         FDCE (Hold_fdce_C_D)         0.075     1.729    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_vclk_l
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk_l }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X4Y54    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y26    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y14    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y16    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y15    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y14    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y15    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y13    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y16    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X4Y22    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X108Y127  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y107  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y106  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y107  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y107  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X108Y77   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/debug_o_reg[38]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y81   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y81   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y81   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y81   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y107  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y106  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y80   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y80   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X108Y81   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X108Y81   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y107  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y107  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y80   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X104Y80   fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.915ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 1.713ns (19.628%)  route 7.014ns (80.372%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.836ns = ( 33.756 - 26.920 ) 
    Source Clock Delay      (SCD):    7.495ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDPE (Prop_fdpe_C_Q)         0.456     7.951 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          2.070    10.021    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X106Y81        LUT6 (Prop_lut6_I2_O)        0.124    10.145 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           1.290    11.435    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I3_O)        0.124    11.559 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.812    12.371    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.008 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           0.614    13.622    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X113Y80        LUT6 (Prop_lut6_I1_O)        0.124    13.746 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.433    14.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X113Y80        LUT6 (Prop_lut6_I2_O)        0.124    14.304 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.404    14.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124    14.832 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           1.391    16.223    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X113Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.756    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.378    
                         clock uncertainty           -0.035    34.343    
    SLICE_X113Y87        FDCE (Setup_fdce_C_CE)      -0.205    34.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.138    
                         arrival time                         -16.223    
  -------------------------------------------------------------------
                         slack                                 17.915    

Slack (MET) :             17.968ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 1.825ns (21.190%)  route 6.788ns (78.810%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.833ns = ( 33.753 - 26.920 ) 
    Source Clock Delay      (SCD):    7.554ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.554    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDCE (Prop_fdce_C_Q)         0.456     8.010 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.167     9.178    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[1]
    SLICE_X101Y81        LUT2 (Prop_lut2_I0_O)        0.152     9.330 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[0]_i_1__0/O
                         net (fo=2, routed)           0.853    10.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[0]
    SLICE_X102Y81        LUT6 (Prop_lut6_I3_O)        0.332    10.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0/O
                         net (fo=1, routed)           0.000    10.515    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0_n_0
    SLICE_X102Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.028 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=10, routed)          2.220    13.248    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    13.372 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0/O
                         net (fo=1, routed)           0.812    14.184    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124    14.308 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.829    15.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I5_O)        0.124    15.261 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.905    16.167    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X106Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    33.753    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X106Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.375    
                         clock uncertainty           -0.035    34.340    
    SLICE_X106Y83        FDCE (Setup_fdce_C_CE)      -0.205    34.135    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.135    
                         arrival time                         -16.167    
  -------------------------------------------------------------------
                         slack                                 17.968    

Slack (MET) :             18.055ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 1.713ns (19.950%)  route 6.874ns (80.050%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.835ns = ( 33.755 - 26.920 ) 
    Source Clock Delay      (SCD):    7.495ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDPE (Prop_fdpe_C_Q)         0.456     7.951 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          2.070    10.021    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X106Y81        LUT6 (Prop_lut6_I2_O)        0.124    10.145 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           1.290    11.435    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I3_O)        0.124    11.559 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.812    12.371    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.008 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           0.614    13.622    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X113Y80        LUT6 (Prop_lut6_I1_O)        0.124    13.746 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.433    14.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X113Y80        LUT6 (Prop_lut6_I2_O)        0.124    14.304 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.404    14.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124    14.832 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           1.250    16.082    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X113Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.757    33.755    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.377    
                         clock uncertainty           -0.035    34.342    
    SLICE_X113Y86        FDCE (Setup_fdce_C_CE)      -0.205    34.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.137    
                         arrival time                         -16.082    
  -------------------------------------------------------------------
                         slack                                 18.055    

Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 1.825ns (21.709%)  route 6.582ns (78.291%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 33.816 - 26.920 ) 
    Source Clock Delay      (SCD):    7.554ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.554    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDCE (Prop_fdce_C_Q)         0.456     8.010 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.167     9.178    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[1]
    SLICE_X101Y81        LUT2 (Prop_lut2_I0_O)        0.152     9.330 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[0]_i_1__0/O
                         net (fo=2, routed)           0.853    10.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[0]
    SLICE_X102Y81        LUT6 (Prop_lut6_I3_O)        0.332    10.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0/O
                         net (fo=1, routed)           0.000    10.515    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0_n_0
    SLICE_X102Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.028 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=10, routed)          2.220    13.248    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    13.372 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0/O
                         net (fo=1, routed)           0.812    14.184    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124    14.308 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.829    15.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I5_O)        0.124    15.261 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.700    15.961    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X105Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818    33.816    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.637    34.452    
                         clock uncertainty           -0.035    34.417    
    SLICE_X105Y84        FDCE (Setup_fdce_C_CE)      -0.205    34.212    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.212    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 1.825ns (21.709%)  route 6.582ns (78.291%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 33.816 - 26.920 ) 
    Source Clock Delay      (SCD):    7.554ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.554    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDCE (Prop_fdce_C_Q)         0.456     8.010 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.167     9.178    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[1]
    SLICE_X101Y81        LUT2 (Prop_lut2_I0_O)        0.152     9.330 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[0]_i_1__0/O
                         net (fo=2, routed)           0.853    10.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[0]
    SLICE_X102Y81        LUT6 (Prop_lut6_I3_O)        0.332    10.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0/O
                         net (fo=1, routed)           0.000    10.515    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0_n_0
    SLICE_X102Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.028 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=10, routed)          2.220    13.248    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    13.372 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0/O
                         net (fo=1, routed)           0.812    14.184    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124    14.308 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.829    15.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I5_O)        0.124    15.261 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.700    15.961    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X105Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818    33.816    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.637    34.452    
                         clock uncertainty           -0.035    34.417    
    SLICE_X105Y84        FDCE (Setup_fdce_C_CE)      -0.205    34.212    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.212    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.287ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 1.825ns (21.709%)  route 6.582ns (78.291%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 33.816 - 26.920 ) 
    Source Clock Delay      (SCD):    7.554ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.554    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDCE (Prop_fdce_C_Q)         0.456     8.010 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.167     9.178    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[1]
    SLICE_X101Y81        LUT2 (Prop_lut2_I0_O)        0.152     9.330 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[0]_i_1__0/O
                         net (fo=2, routed)           0.853    10.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[0]
    SLICE_X102Y81        LUT6 (Prop_lut6_I3_O)        0.332    10.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0/O
                         net (fo=1, routed)           0.000    10.515    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_19__0_n_0
    SLICE_X102Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.028 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=10, routed)          2.220    13.248    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    13.372 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0/O
                         net (fo=1, routed)           0.812    14.184    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124    14.308 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.829    15.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I5_O)        0.124    15.261 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.700    15.961    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X104Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818    33.816    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X104Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.637    34.452    
                         clock uncertainty           -0.035    34.417    
    SLICE_X104Y84        FDCE (Setup_fdce_C_CE)      -0.169    34.248    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.248    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                 18.287    

Slack (MET) :             18.348ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 1.713ns (20.654%)  route 6.581ns (79.346%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.835ns = ( 33.755 - 26.920 ) 
    Source Clock Delay      (SCD):    7.495ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDPE (Prop_fdpe_C_Q)         0.456     7.951 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          2.070    10.021    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X106Y81        LUT6 (Prop_lut6_I2_O)        0.124    10.145 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           1.290    11.435    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I3_O)        0.124    11.559 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.812    12.371    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.008 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           0.614    13.622    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X113Y80        LUT6 (Prop_lut6_I1_O)        0.124    13.746 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.433    14.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X113Y80        LUT6 (Prop_lut6_I2_O)        0.124    14.304 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.404    14.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124    14.832 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.957    15.789    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X113Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.757    33.755    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.377    
                         clock uncertainty           -0.035    34.342    
    SLICE_X113Y85        FDCE (Setup_fdce_C_CE)      -0.205    34.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.137    
                         arrival time                         -15.789    
  -------------------------------------------------------------------
                         slack                                 18.348    

Slack (MET) :             18.367ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.733ns (20.907%)  route 6.556ns (79.093%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.823     7.499    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X107Y96        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDPE (Prop_fdpe_C_Q)         0.456     7.955 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.661     9.616    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[0]
    SLICE_X102Y99        LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_13/O
                         net (fo=2, routed)           0.958    10.698    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_13_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19/O
                         net (fo=1, routed)           1.011    11.834    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I3_O)        0.124    11.958 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9/O
                         net (fo=1, routed)           0.000    11.958    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6/CO[3]
                         net (fo=2, routed)           1.504    13.995    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp3_out
    SLICE_X106Y101       LUT6 (Prop_lut6_I1_O)        0.124    14.119 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_12/O
                         net (fo=1, routed)           0.789    14.908    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_12_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_4/O
                         net (fo=1, routed)           0.151    15.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_4_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124    15.307 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_1/O
                         net (fo=4, routed)           0.481    15.788    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X109Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.635    34.395    
                         clock uncertainty           -0.035    34.360    
    SLICE_X109Y99        FDCE (Setup_fdce_C_CE)      -0.205    34.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.155    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                 18.367    

Slack (MET) :             18.367ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.733ns (20.907%)  route 6.556ns (79.093%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.823     7.499    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X107Y96        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDPE (Prop_fdpe_C_Q)         0.456     7.955 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.661     9.616    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[0]
    SLICE_X102Y99        LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_13/O
                         net (fo=2, routed)           0.958    10.698    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_13_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19/O
                         net (fo=1, routed)           1.011    11.834    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I3_O)        0.124    11.958 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9/O
                         net (fo=1, routed)           0.000    11.958    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6/CO[3]
                         net (fo=2, routed)           1.504    13.995    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp3_out
    SLICE_X106Y101       LUT6 (Prop_lut6_I1_O)        0.124    14.119 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_12/O
                         net (fo=1, routed)           0.789    14.908    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_12_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_4/O
                         net (fo=1, routed)           0.151    15.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_4_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124    15.307 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_1/O
                         net (fo=4, routed)           0.481    15.788    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X109Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.635    34.395    
                         clock uncertainty           -0.035    34.360    
    SLICE_X109Y99        FDCE (Setup_fdce_C_CE)      -0.205    34.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.155    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                 18.367    

Slack (MET) :             18.367ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.733ns (20.907%)  route 6.556ns (79.093%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.823     7.499    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X107Y96        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDPE (Prop_fdpe_C_Q)         0.456     7.955 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.661     9.616    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[0]
    SLICE_X102Y99        LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_13/O
                         net (fo=2, routed)           0.958    10.698    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_13_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19/O
                         net (fo=1, routed)           1.011    11.834    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I3_O)        0.124    11.958 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9/O
                         net (fo=1, routed)           0.000    11.958    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6/CO[3]
                         net (fo=2, routed)           1.504    13.995    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp3_out
    SLICE_X106Y101       LUT6 (Prop_lut6_I1_O)        0.124    14.119 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_12/O
                         net (fo=1, routed)           0.789    14.908    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_12_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_4/O
                         net (fo=1, routed)           0.151    15.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_4_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124    15.307 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_1/O
                         net (fo=4, routed)           0.481    15.788    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X109Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.635    34.395    
                         clock uncertainty           -0.035    34.360    
    SLICE_X109Y99        FDCE (Setup_fdce_C_CE)      -0.205    34.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.155    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                 18.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgDataState_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.289     2.326    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X91Y94         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgDataState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y94         FDRE (Prop_fdre_C_Q)         0.141     2.467 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgDataState_reg/Q
                         net (fo=2, routed)           0.065     2.532    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgDataState_reg_n_0
    SLICE_X90Y94         LUT5 (Prop_lut5_I2_O)        0.045     2.577 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_i_1/O
                         net (fo=1, routed)           0.000     2.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid15_out
    SLICE_X90Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.192    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X90Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg/C
                         clock pessimism             -0.853     2.339    
    SLICE_X90Y94         FDCE (Hold_fdce_C_D)         0.121     2.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.624%)  route 0.335ns (70.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X95Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.141     2.457 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]/Q
                         net (fo=4, routed)           0.335     2.792    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[2]
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.220    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.378    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     2.674    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.284     2.321    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDRE (Prop_fdre_C_Q)         0.141     2.462 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.518    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_54[9]
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.320     3.185    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.864     2.321    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.078     2.399    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.282     2.319    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141     2.460 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_18[9]
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.864     2.319    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.078     2.397    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.257     2.294    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.491    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_42[8]
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.292     3.157    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.863     2.294    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.078     2.372    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.284     2.321    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDRE (Prop_fdre_C_Q)         0.141     2.462 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.518    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_54[6]
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.320     3.185    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.864     2.321    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.076     2.397    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.282     2.319    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141     2.460 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_18[8]
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.864     2.319    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.076     2.395    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.257     2.294    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.491    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_42[6]
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.292     3.157    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.863     2.294    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.076     2.370    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDCE (Prop_fdce_C_Q)         0.141     2.454 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.863     2.313    
    SLICE_X95Y74         FDCE (Hold_fdce_C_D)         0.075     2.388    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDCE (Prop_fdce_C_Q)         0.141     2.454 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.863     2.313    
    SLICE_X95Y75         FDCE (Hold_fdce_C_D)         0.075     2.388    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0_1
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y14  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y16  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y15  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y14  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y15  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y13  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y16  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X3Y32  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y38  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X3Y36  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y86  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_17/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y86  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y85  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_r
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.000ns (38.810%)  route 3.153ns (61.190%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.731 - 6.730 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.831     5.481    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.363 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=11, routed)          1.385     7.748    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X100Y49        LUT4 (Prop_lut4_I1_O)        0.150     7.898 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.823     8.721    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[2]_i_6_n_0
    SLICE_X99Y49         LUT5 (Prop_lut5_I1_O)        0.328     9.049 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.304     9.353    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_8_n_0
    SLICE_X99Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.477 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.477    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X99Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     9.694 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.642    10.335    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X98Y48         LUT6 (Prop_lut6_I5_O)        0.299    10.634 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.634    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X98Y48         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.623    11.731    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X98Y48         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    12.003    
                         clock uncertainty           -0.035    11.968    
    SLICE_X98Y48         FDRE (Setup_fdre_C_D)        0.081    12.049    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 2.150ns (43.395%)  route 2.805ns (56.605%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710     5.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419     5.779 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/Q
                         net (fo=9, routed)           0.999     6.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[3]
    SLICE_X74Y24         LUT4 (Prop_lut4_I1_O)        0.299     7.077 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.627 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.750    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.021 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2/CO[0]
                         net (fo=2, routed)           0.989     9.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2_n_3
    SLICE_X73Y23         LUT6 (Prop_lut6_I0_O)        0.373     9.383 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.807    10.190    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X71Y27         LUT3 (Prop_lut3_I0_O)        0.124    10.314 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[16]_i_1/O
                         net (fo=1, routed)           0.000    10.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[16]_i_1_n_0
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.421    12.071    
                         clock uncertainty           -0.035    12.035    
    SLICE_X71Y27         FDCE (Setup_fdce_C_D)        0.031    12.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.150ns (43.428%)  route 2.801ns (56.572%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 11.651 - 6.730 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710     5.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419     5.779 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/Q
                         net (fo=9, routed)           0.999     6.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[3]
    SLICE_X74Y24         LUT4 (Prop_lut4_I1_O)        0.299     7.077 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.627 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.750    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.021 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2/CO[0]
                         net (fo=2, routed)           0.989     9.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2_n_3
    SLICE_X73Y23         LUT6 (Prop_lut6_I0_O)        0.373     9.383 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.803    10.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X71Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.310 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[14]_i_1/O
                         net (fo=1, routed)           0.000    10.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[14]_i_1_n_0
    SLICE_X71Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.543    11.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/C
                         clock pessimism              0.421    12.073    
                         clock uncertainty           -0.035    12.037    
    SLICE_X71Y28         FDCE (Setup_fdce_C_D)        0.029    12.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.150ns (43.539%)  route 2.788ns (56.461%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 11.648 - 6.730 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710     5.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419     5.779 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/Q
                         net (fo=9, routed)           0.999     6.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[3]
    SLICE_X74Y24         LUT4 (Prop_lut4_I1_O)        0.299     7.077 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.627 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.750    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.021 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2/CO[0]
                         net (fo=2, routed)           0.989     9.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2_n_3
    SLICE_X73Y23         LUT6 (Prop_lut6_I0_O)        0.373     9.383 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.791    10.174    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X70Y26         LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]_i_1/O
                         net (fo=1, routed)           0.000    10.298    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]_i_1_n_0
    SLICE_X70Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.540    11.648    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X70Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                         clock pessimism              0.421    12.070    
                         clock uncertainty           -0.035    12.034    
    SLICE_X70Y26         FDCE (Setup_fdce_C_D)        0.031    12.065    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.150ns (43.571%)  route 2.784ns (56.429%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710     5.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419     5.779 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/Q
                         net (fo=9, routed)           0.999     6.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[3]
    SLICE_X74Y24         LUT4 (Prop_lut4_I1_O)        0.299     7.077 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.627 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.750    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.021 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2/CO[0]
                         net (fo=2, routed)           0.989     9.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2_n_3
    SLICE_X73Y23         LUT6 (Prop_lut6_I0_O)        0.373     9.383 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.787    10.170    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X71Y27         LUT3 (Prop_lut3_I0_O)        0.124    10.294 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[0]_i_1/O
                         net (fo=1, routed)           0.000    10.294    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[0]_i_1_n_0
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.421    12.071    
                         clock uncertainty           -0.035    12.035    
    SLICE_X71Y27         FDCE (Setup_fdce_C_D)        0.029    12.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.830ns (58.478%)  route 2.009ns (41.522%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 11.717 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.800     5.450    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y48         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           0.683     6.650    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X93Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.774 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     6.774    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.306 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.307    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.736     8.265    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[4]
    SLICE_X92Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     9.077 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.077    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.400 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.590     9.990    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[9]
    SLICE_X90Y51         LUT3 (Prop_lut3_I1_O)        0.299    10.289 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[9]_i_1/O
                         net (fo=1, routed)           0.000    10.289    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[9]
    SLICE_X90Y51         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.609    11.717    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X90Y51         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/C
                         clock pessimism              0.272    11.988    
                         clock uncertainty           -0.035    11.953    
    SLICE_X90Y51         FDCE (Setup_fdce_C_D)        0.118    12.071    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 2.145ns (43.338%)  route 2.805ns (56.662%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710     5.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419     5.779 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/Q
                         net (fo=9, routed)           0.999     6.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[3]
    SLICE_X74Y24         LUT4 (Prop_lut4_I1_O)        0.299     7.077 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.627 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.750    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.021 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2/CO[0]
                         net (fo=2, routed)           0.989     9.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2_n_3
    SLICE_X73Y23         LUT6 (Prop_lut6_I0_O)        0.373     9.383 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.807    10.190    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X71Y27         LUT3 (Prop_lut3_I0_O)        0.119    10.309 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[5]_i_1/O
                         net (fo=1, routed)           0.000    10.309    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[5]_i_1_n_0
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/C
                         clock pessimism              0.421    12.071    
                         clock uncertainty           -0.035    12.035    
    SLICE_X71Y27         FDCE (Setup_fdce_C_D)        0.075    12.110    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 2.748ns (57.575%)  route 2.025ns (42.425%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 11.717 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.800     5.450    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y48         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           0.683     6.650    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X93Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.774 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     6.774    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.306 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.307    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.736     8.265    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[4]
    SLICE_X92Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     9.077 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.077    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.316 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.605     9.922    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[10]
    SLICE_X90Y51         LUT3 (Prop_lut3_I1_O)        0.301    10.223 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[10]_i_1/O
                         net (fo=1, routed)           0.000    10.223    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[10]
    SLICE_X90Y51         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.609    11.717    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X90Y51         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[10]/C
                         clock pessimism              0.272    11.988    
                         clock uncertainty           -0.035    11.953    
    SLICE_X90Y51         FDCE (Setup_fdce_C_D)        0.077    12.030    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.144ns (43.360%)  route 2.801ns (56.640%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 11.651 - 6.730 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710     5.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419     5.779 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/Q
                         net (fo=9, routed)           0.999     6.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[3]
    SLICE_X74Y24         LUT4 (Prop_lut4_I1_O)        0.299     7.077 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_i_21_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.627 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_6_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.750    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_3_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.021 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2/CO[0]
                         net (fo=2, routed)           0.989     9.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlankA1_s_reg_i_2_n_3
    SLICE_X73Y23         LUT6 (Prop_lut6_I0_O)        0.373     9.383 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.803    10.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X71Y28         LUT3 (Prop_lut3_I0_O)        0.118    10.304 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_1/O
                         net (fo=1, routed)           0.000    10.304    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_1_n_0
    SLICE_X71Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.543    11.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/C
                         clock pessimism              0.421    12.073    
                         clock uncertainty           -0.035    12.037    
    SLICE_X71Y28         FDCE (Setup_fdce_C_D)        0.075    12.112    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.578ns (53.359%)  route 2.253ns (46.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 11.661 - 6.730 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.749     5.399    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y5          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.853 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.253    10.107    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[2]
    SLICE_X87Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.231 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[9]_i_1/O
                         net (fo=1, routed)           0.000    10.231    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mem[9]
    SLICE_X87Y16         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.553    11.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X87Y16         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                         clock pessimism              0.386    12.048    
                         clock uncertainty           -0.035    12.012    
    SLICE_X87Y16         FDRE (Setup_fdre_C_D)        0.031    12.043    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.312%)  route 0.233ns (52.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.555     1.675    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X50Y41         FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[10]/Q
                         net (fo=1, routed)           0.233     2.072    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6[10]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[10]_i_1/O
                         net (fo=1, routed)           0.000     2.117    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[10]_i_1_n_0
    SLICE_X49Y41         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.826     2.334    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X49Y41         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[10]/C
                         clock pessimism             -0.393     1.942    
    SLICE_X49Y41         FDSE (Hold_fdse_C_D)         0.092     2.034    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.204ns (52.641%)  route 0.184ns (47.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.645     1.766    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.970 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.184     2.153    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/D[4]
    SLICE_X90Y49         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.880     2.388    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X90Y49         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[4]/C
                         clock pessimism             -0.388     2.001    
    SLICE_X90Y49         FDRE (Hold_fdre_C_D)         0.059     2.060    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.246ns (54.551%)  route 0.205ns (45.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.552     1.672    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X50Y36         FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.820 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[6]/Q
                         net (fo=1, routed)           0.205     2.025    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6[6]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.098     2.123 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[6]_i_1/O
                         net (fo=1, routed)           0.000     2.123    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[6]_i_1_n_0
    SLICE_X48Y36         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.822     2.330    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X48Y36         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[6]/C
                         clock pessimism             -0.393     1.938    
    SLICE_X48Y36         FDSE (Hold_fdse_C_D)         0.092     2.030    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.328%)  route 0.192ns (57.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.605     1.725    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDCE (Prop_fdce_C_Q)         0.141     1.866 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=10, routed)          0.192     2.058    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]
    RAMB36_X4Y3          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.914     2.423    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y3          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.641     1.782    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.965    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.247ns (54.484%)  route 0.206ns (45.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.555     1.675    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X50Y41         FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6_reg[12]/Q
                         net (fo=1, routed)           0.206     2.029    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d6[12]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.099     2.128 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[12]_i_1/O
                         net (fo=1, routed)           0.000     2.128    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[12]_i_1_n_0
    SLICE_X49Y41         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.826     2.334    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X49Y41         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[12]/C
                         clock pessimism             -0.393     1.942    
    SLICE_X49Y41         FDSE (Hold_fdse_C_D)         0.091     2.033    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.613     1.733    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y49        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.874 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.994    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[7]
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.154 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.155    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[4]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.209 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.209    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]_i_1_n_7
    SLICE_X101Y50        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.881     2.389    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y50        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]/C
                         clock pessimism             -0.388     2.002    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.105     2.107    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.612     1.732    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y49         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[27]/Q
                         net (fo=2, routed)           0.120     1.993    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[27]
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.153 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.154    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[24]_i_1_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.208 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.208    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]_i_1_n_7
    SLICE_X97Y50         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.880     2.388    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y50         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]/C
                         clock pessimism             -0.388     2.001    
    SLICE_X97Y50         FDRE (Hold_fdre_C_D)         0.105     2.106    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.247ns (52.567%)  route 0.223ns (47.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.610     1.730    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X96Y51         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y51         FDCE (Prop_fdce_C_Q)         0.148     1.878 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/Q
                         net (fo=7, routed)           0.223     2.101    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gc0.count_d1_reg[11][11]
    SLICE_X99Y49         LUT2 (Prop_lut2_I1_O)        0.099     2.200 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[10]_i_1/O
                         net (fo=1, routed)           0.000     2.200    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[10]_i_1_n_0
    SLICE_X99Y49         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.882     2.390    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X99Y49         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                         clock pessimism             -0.388     2.003    
    SLICE_X99Y49         FDCE (Hold_fdce_C_D)         0.091     2.094    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.555     1.675    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X53Y42         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDSE (Prop_fdse_C_Q)         0.141     1.816 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[12]/Q
                         net (fo=1, routed)           0.099     1.915    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[12]
    SLICE_X50Y41         SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.822     2.330    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X50Y41         SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
                         clock pessimism             -0.639     1.691    
    SLICE_X50Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.806    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.555     1.675    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X52Y41         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDSE (Prop_fdse_C_Q)         0.141     1.816 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[5]/Q
                         net (fo=1, routed)           0.103     1.919    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[5]
    SLICE_X50Y40         SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.822     2.330    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X50Y40         SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[5]_srl3/CLK
                         clock pessimism             -0.639     1.691    
    SLICE_X50Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.806    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_vclk_r
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk_r }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X5Y9   fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y4   fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y7   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y2   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y3   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X4Y23  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X14Y35  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X14Y35  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y36  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/debug_o_reg[38]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y36  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y36  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y36  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X12Y30  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X12Y30  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X20Y16  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X20Y16  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X12Y40  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X12Y40  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X18Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X18Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X18Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y40  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y41  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       17.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.121ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 1.732ns (18.186%)  route 7.792ns (81.814%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.981     9.978    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y14        LUT6 (Prop_lut6_I4_O)        0.124    10.102 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2/O
                         net (fo=2, routed)           0.815    10.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0
    SLICE_X107Y13        LUT6 (Prop_lut6_I5_O)        0.124    11.042 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.196    12.238    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X106Y12        LUT6 (Prop_lut6_I0_O)        0.124    12.362 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X106Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.894 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.031    13.925    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X108Y10        LUT6 (Prop_lut6_I1_O)        0.124    14.049 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.897    14.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X108Y10        LUT6 (Prop_lut6_I2_O)        0.124    15.070 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.900    15.970    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y14        LUT6 (Prop_lut6_I5_O)        0.124    16.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.971    17.065    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X113Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.426    
                         clock uncertainty           -0.035    34.391    
    SLICE_X113Y16        FDCE (Setup_fdce_C_CE)      -0.205    34.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.186    
                         arrival time                         -17.065    
  -------------------------------------------------------------------
                         slack                                 17.121    

Slack (MET) :             17.346ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.732ns (18.554%)  route 7.603ns (81.446%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.981     9.978    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y14        LUT6 (Prop_lut6_I4_O)        0.124    10.102 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2/O
                         net (fo=2, routed)           0.815    10.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0
    SLICE_X107Y13        LUT6 (Prop_lut6_I5_O)        0.124    11.042 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.196    12.238    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X106Y12        LUT6 (Prop_lut6_I0_O)        0.124    12.362 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X106Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.894 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.031    13.925    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X108Y10        LUT6 (Prop_lut6_I1_O)        0.124    14.049 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.897    14.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X108Y10        LUT6 (Prop_lut6_I2_O)        0.124    15.070 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.900    15.970    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y14        LUT6 (Prop_lut6_I5_O)        0.124    16.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.782    16.876    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X112Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.426    
                         clock uncertainty           -0.035    34.391    
    SLICE_X112Y16        FDCE (Setup_fdce_C_CE)      -0.169    34.222    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.222    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                 17.346    

Slack (MET) :             17.346ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.732ns (18.554%)  route 7.603ns (81.446%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.981     9.978    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y14        LUT6 (Prop_lut6_I4_O)        0.124    10.102 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2/O
                         net (fo=2, routed)           0.815    10.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0
    SLICE_X107Y13        LUT6 (Prop_lut6_I5_O)        0.124    11.042 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.196    12.238    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X106Y12        LUT6 (Prop_lut6_I0_O)        0.124    12.362 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X106Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.894 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.031    13.925    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X108Y10        LUT6 (Prop_lut6_I1_O)        0.124    14.049 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.897    14.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X108Y10        LUT6 (Prop_lut6_I2_O)        0.124    15.070 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.900    15.970    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y14        LUT6 (Prop_lut6_I5_O)        0.124    16.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.782    16.876    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X112Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.623    34.426    
                         clock uncertainty           -0.035    34.391    
    SLICE_X112Y16        FDCE (Setup_fdce_C_CE)      -0.169    34.222    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.222    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                 17.346    

Slack (MET) :             17.750ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.732ns (19.472%)  route 7.163ns (80.528%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.981     9.978    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y14        LUT6 (Prop_lut6_I4_O)        0.124    10.102 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2/O
                         net (fo=2, routed)           0.815    10.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0
    SLICE_X107Y13        LUT6 (Prop_lut6_I5_O)        0.124    11.042 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.196    12.238    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X106Y12        LUT6 (Prop_lut6_I0_O)        0.124    12.362 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X106Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.894 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.031    13.925    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X108Y10        LUT6 (Prop_lut6_I1_O)        0.124    14.049 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.897    14.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X108Y10        LUT6 (Prop_lut6_I2_O)        0.124    15.070 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.900    15.970    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y14        LUT6 (Prop_lut6_I5_O)        0.124    16.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.342    16.436    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X111Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.426    
                         clock uncertainty           -0.035    34.391    
    SLICE_X111Y16        FDCE (Setup_fdce_C_CE)      -0.205    34.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.186    
                         arrival time                         -16.436    
  -------------------------------------------------------------------
                         slack                                 17.750    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.775ns (20.433%)  route 6.912ns (79.567%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDPE (Prop_fdpe_C_Q)         0.518     8.063 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.690     9.754    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[0]
    SLICE_X100Y38        LUT6 (Prop_lut6_I4_O)        0.124     9.878 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           1.009    10.887    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X100Y39        LUT6 (Prop_lut6_I3_O)        0.124    11.011 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1/O
                         net (fo=1, routed)           0.952    11.963    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000    12.087    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.600 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1/CO[3]
                         net (fo=2, routed)           0.986    13.586    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X109Y40        LUT6 (Prop_lut6_I1_O)        0.124    13.710 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1/O
                         net (fo=1, routed)           0.451    14.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I2_O)        0.124    14.285 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.974    15.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X110Y40        LUT6 (Prop_lut6_I5_O)        0.124    15.383 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.849    16.232    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X108Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.635    34.441    
                         clock uncertainty           -0.035    34.406    
    SLICE_X108Y37        FDCE (Setup_fdce_C_CE)      -0.169    34.237    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.237    
                         arrival time                         -16.232    
  -------------------------------------------------------------------
                         slack                                 18.005    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.775ns (20.433%)  route 6.912ns (79.567%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDPE (Prop_fdpe_C_Q)         0.518     8.063 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.690     9.754    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[0]
    SLICE_X100Y38        LUT6 (Prop_lut6_I4_O)        0.124     9.878 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           1.009    10.887    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X100Y39        LUT6 (Prop_lut6_I3_O)        0.124    11.011 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1/O
                         net (fo=1, routed)           0.952    11.963    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000    12.087    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.600 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1/CO[3]
                         net (fo=2, routed)           0.986    13.586    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X109Y40        LUT6 (Prop_lut6_I1_O)        0.124    13.710 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1/O
                         net (fo=1, routed)           0.451    14.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I2_O)        0.124    14.285 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.974    15.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X110Y40        LUT6 (Prop_lut6_I5_O)        0.124    15.383 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.849    16.232    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X108Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.635    34.441    
                         clock uncertainty           -0.035    34.406    
    SLICE_X108Y37        FDCE (Setup_fdce_C_CE)      -0.169    34.237    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.237    
                         arrival time                         -16.232    
  -------------------------------------------------------------------
                         slack                                 18.005    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.775ns (20.433%)  route 6.912ns (79.567%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDPE (Prop_fdpe_C_Q)         0.518     8.063 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.690     9.754    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[0]
    SLICE_X100Y38        LUT6 (Prop_lut6_I4_O)        0.124     9.878 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           1.009    10.887    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X100Y39        LUT6 (Prop_lut6_I3_O)        0.124    11.011 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1/O
                         net (fo=1, routed)           0.952    11.963    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000    12.087    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.600 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1/CO[3]
                         net (fo=2, routed)           0.986    13.586    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X109Y40        LUT6 (Prop_lut6_I1_O)        0.124    13.710 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1/O
                         net (fo=1, routed)           0.451    14.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I2_O)        0.124    14.285 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.974    15.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X110Y40        LUT6 (Prop_lut6_I5_O)        0.124    15.383 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.849    16.232    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X108Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.635    34.441    
                         clock uncertainty           -0.035    34.406    
    SLICE_X108Y37        FDCE (Setup_fdce_C_CE)      -0.169    34.237    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.237    
                         arrival time                         -16.232    
  -------------------------------------------------------------------
                         slack                                 18.005    

Slack (MET) :             18.151ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 1.775ns (20.872%)  route 6.729ns (79.128%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDPE (Prop_fdpe_C_Q)         0.518     8.063 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.690     9.754    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[0]
    SLICE_X100Y38        LUT6 (Prop_lut6_I4_O)        0.124     9.878 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           1.009    10.887    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X100Y39        LUT6 (Prop_lut6_I3_O)        0.124    11.011 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1/O
                         net (fo=1, routed)           0.952    11.963    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000    12.087    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.600 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1/CO[3]
                         net (fo=2, routed)           0.986    13.586    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X109Y40        LUT6 (Prop_lut6_I1_O)        0.124    13.710 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1/O
                         net (fo=1, routed)           0.451    14.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_12__1_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I2_O)        0.124    14.285 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.974    15.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X110Y40        LUT6 (Prop_lut6_I5_O)        0.124    15.383 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.666    16.049    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X109Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X109Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.635    34.441    
                         clock uncertainty           -0.035    34.406    
    SLICE_X109Y37        FDCE (Setup_fdce_C_CE)      -0.205    34.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.201    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 18.151    

Slack (MET) :             18.227ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 1.872ns (22.236%)  route 6.547ns (77.764%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 33.863 - 26.920 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X98Y23         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23         FDPE (Prop_fdpe_C_Q)         0.518     8.118 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.530     9.648    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[0]
    SLICE_X102Y19        LUT3 (Prop_lut3_I0_O)        0.150     9.798 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__0/O
                         net (fo=10, routed)          1.340    11.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__0_n_0
    SLICE_X103Y16        LUT6 (Prop_lut6_I4_O)        0.328    11.466 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__0/O
                         net (fo=1, routed)           0.867    12.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__0_n_0
    SLICE_X102Y16        LUT6 (Prop_lut6_I0_O)        0.124    12.457 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__0/O
                         net (fo=1, routed)           0.000    12.457    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__0_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.837 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           1.302    14.139    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X97Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.263 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           0.526    14.789    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X96Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.312    15.225    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X96Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.349 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.670    16.019    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X95Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X95Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.486    
                         clock uncertainty           -0.035    34.451    
    SLICE_X95Y21         FDCE (Setup_fdce_C_CE)      -0.205    34.246    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.246    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 18.227    

Slack (MET) :             18.227ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 1.872ns (22.236%)  route 6.547ns (77.764%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 33.863 - 26.920 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X98Y23         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23         FDPE (Prop_fdpe_C_Q)         0.518     8.118 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.530     9.648    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[0]
    SLICE_X102Y19        LUT3 (Prop_lut3_I0_O)        0.150     9.798 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__0/O
                         net (fo=10, routed)          1.340    11.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__0_n_0
    SLICE_X103Y16        LUT6 (Prop_lut6_I4_O)        0.328    11.466 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__0/O
                         net (fo=1, routed)           0.867    12.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__0_n_0
    SLICE_X102Y16        LUT6 (Prop_lut6_I0_O)        0.124    12.457 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__0/O
                         net (fo=1, routed)           0.000    12.457    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__0_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.837 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           1.302    14.139    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X97Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.263 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           0.526    14.789    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X96Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.312    15.225    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X96Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.349 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.670    16.019    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X95Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X95Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.486    
                         clock uncertainty           -0.035    34.451    
    SLICE_X95Y21         FDCE (Setup_fdce_C_CE)      -0.205    34.246    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.246    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 18.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.686%)  route 0.207ns (58.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X90Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y28         FDCE (Prop_fdce_C_Q)         0.148     2.506 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.207     2.713    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y5          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.357     3.262    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y5          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.848     2.414    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     2.656    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.266%)  route 0.254ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.284     2.363    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X90Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y33         FDCE (Prop_fdce_C_Q)         0.164     2.527 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           0.254     2.780    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y7          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.272    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y7          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.848     2.424    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.720    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.277     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk_r
    SLICE_X97Y26         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y26         FDRE (Prop_fdre_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[27]/Q
                         net (fo=1, routed)           0.054     2.551    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/D[27]
    SLICE_X96Y26         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     3.217    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X96Y26         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]/C
                         clock pessimism             -0.848     2.369    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.076     2.445    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.283     2.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X105Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y34        FDCE (Prop_fdce_C_Q)         0.141     2.503 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg/Q
                         net (fo=2, routed)           0.063     2.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i
    SLICE_X104Y34        LUT6 (Prop_lut6_I0_O)        0.045     2.611 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.611    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT[0]_i_1__1_n_0
    SLICE_X104Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.224    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_reg[0]/C
                         clock pessimism             -0.849     2.375    
    SLICE_X104Y34        FDCE (Hold_fdce_C_D)         0.121     2.496    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.256     2.335    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.532    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[8]
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.291     3.196    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.861     2.335    
    SLICE_X109Y31        FDRE (Hold_fdre_C_D)         0.078     2.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y38        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y38        FDRE (Prop_fdre_C_Q)         0.141     2.505 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_30[7]
    SLICE_X105Y38        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.323     3.228    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y38        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.864     2.364    
    SLICE_X105Y38        FDRE (Hold_fdre_C_D)         0.078     2.442    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.141     2.507 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.563    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_30[9]
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.324     3.229    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.863     2.366    
    SLICE_X103Y39        FDRE (Hold_fdre_C_D)         0.078     2.444    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.259     2.338    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y13        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDRE (Prop_fdre_C_Q)         0.141     2.479 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.535    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_42[8]
    SLICE_X109Y13        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.295     3.200    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y13        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.862     2.338    
    SLICE_X109Y13        FDRE (Hold_fdre_C_D)         0.078     2.416    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.256     2.335    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.532    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[6]
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.291     3.196    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.861     2.335    
    SLICE_X109Y31        FDRE (Hold_fdre_C_D)         0.076     2.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y38        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y38        FDRE (Prop_fdre_C_Q)         0.141     2.505 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_30[5]
    SLICE_X105Y38        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.323     3.228    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y38        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][5]/C
                         clock pessimism             -0.864     2.364    
    SLICE_X105Y38        FDRE (Hold_fdre_C_D)         0.076     2.440    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y2    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y5    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y7    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y2    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y5    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y31   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y26   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y24  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X98Y34   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y26   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y24  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y24  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X102Y24  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_vita_ser_clk_l
  To Clock:  fmc_vita_ser_clk_l

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_vita_ser_clk_l
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_L_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.653ns (16.809%)  route 3.232ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           3.232     7.162    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[5]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.653ns (17.109%)  route 3.164ns (82.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           3.164     7.094    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[3]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.653ns (17.158%)  route 3.153ns (82.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           3.153     7.084    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[2]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.653ns (17.405%)  route 3.099ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           3.099     7.029    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[7]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.653ns (17.510%)  route 3.076ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           3.076     7.007    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[1]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.134ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.653ns (17.703%)  route 3.036ns (82.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 16.667 - 13.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           3.036     6.968    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[3]
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.950    16.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.874    
                         clock uncertainty           -0.035    16.839    
    RAMB18_X3Y36         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    16.102    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.102    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  9.134    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.653ns (18.646%)  route 2.849ns (81.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y91         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           2.849     6.780    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[9]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.653ns (18.677%)  route 2.843ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           2.843     6.774    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[0]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.653ns (18.683%)  route 2.842ns (81.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y91         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           2.842     6.773    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[8]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.356ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.653ns (18.838%)  route 2.813ns (81.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 16.667 - 13.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           2.813     6.746    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[0]
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.950    16.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.874    
                         clock uncertainty           -0.035    16.839    
    RAMB18_X3Y36         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    16.102    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.102    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  9.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.078     1.169    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_CE_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.075     1.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.261     1.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDCE (Prop_fdce_C_Q)         0.141     1.229 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.059     1.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/ISERDES_BITSLIP_reg
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.338     1.088    
    SLICE_X110Y89        FDCE (Hold_fdce_C_D)         0.076     1.164    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_INC_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.071     1.162    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.261     1.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDCE (Prop_fdce_C_Q)         0.141     1.229 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.058     1.286    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_INC_reg
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.088    
    SLICE_X110Y89        FDCE (Hold_fdce_C_D)         0.071     1.159    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.261     1.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDCE (Prop_fdce_C_Q)         0.141     1.229 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.065     1.294    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_CE_reg
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.088    
    SLICE_X110Y89        FDCE (Hold_fdce_C_D)         0.075     1.163    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDPE (Prop_fdpe_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.299    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.076     1.167    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.085    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X110Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.141     1.226 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.076     1.302    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X110Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.420    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X110Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.336     1.085    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.075     1.160    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X105Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDCE (Prop_fdce_C_Q)         0.141     1.254 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/Q
                         net (fo=1, routed)           0.115     1.369    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2
    SLICE_X103Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.325     1.452    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X103Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg/C
                         clock pessimism             -0.301     1.152    
    SLICE_X103Y90        FDCE (Hold_fdce_C_D)         0.070     1.222    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.089    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.253 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.309    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_INC
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.426    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.089    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.060     1.149    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0_1
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X3Y32   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y38   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X3Y36   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y34   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y34   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y88   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y98   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y84   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y90   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X104Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X104Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X104Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X103Y84  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_r_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X111Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X112Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X111Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X96Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X96Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X98Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X96Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X96Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X91Y86   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
High Pulse Width  Fast    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X93Y88   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X102Y85  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X103Y86  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X110Y89  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  fmc_vita_ser_clk_r
  To Clock:  fmc_vita_ser_clk_r

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_vita_ser_clk_r
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_R_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        9.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.979ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.580ns (16.694%)  route 2.894ns (83.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 16.520 - 13.460 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819     3.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDCE (Prop_fdce_C_Q)         0.456     3.785 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           2.894     6.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int
    SLICE_X111Y12        LUT5 (Prop_lut5_I4_O)        0.124     6.803 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_i_1__2/O
                         net (fo=1, routed)           0.000     6.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_i_1__2_n_0
    SLICE_X111Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.758    16.520    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
                         clock pessimism              0.269    16.789    
                         clock uncertainty           -0.035    16.753    
    SLICE_X111Y12        FDCE (Setup_fdce_C_D)        0.029    16.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  9.979    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.653ns (23.677%)  route 2.105ns (76.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           2.105     6.084    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  9.982    

Slack (MET) :             10.021ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.653ns (24.013%)  route 2.066ns (75.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           2.066     6.045    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[7]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                 10.021    

Slack (MET) :             10.032ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.653ns (24.117%)  route 2.055ns (75.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.055     6.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 10.032    

Slack (MET) :             10.075ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.653ns (24.500%)  route 2.012ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.012     5.991    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 10.075    

Slack (MET) :             10.194ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.653ns (25.647%)  route 1.893ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           1.893     5.872    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 10.194    

Slack (MET) :             10.243ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.653ns (26.073%)  route 1.852ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 16.628 - 13.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           1.852     5.821    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    16.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.836    
                         clock uncertainty           -0.035    16.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.064    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 10.243    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.653ns (26.676%)  route 1.795ns (73.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y47         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y47         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           1.795     5.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[9]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.350ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.653ns (27.316%)  route 1.738ns (72.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y47         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y47         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           1.738     5.716    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 10.350    

Slack (MET) :             10.351ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.653ns (27.330%)  route 1.736ns (72.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           1.736     5.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 10.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.260     1.132    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDCE (Prop_fdce_C_Q)         0.141     1.273 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.296     1.469    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.337     1.132    
    SLICE_X113Y12        FDCE (Hold_fdce_C_D)         0.076     1.208    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.257     1.129    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDCE (Prop_fdce_C_Q)         0.141     1.270 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_INC
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.292     1.465    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.129    
    SLICE_X113Y32        FDCE (Hold_fdce_C_D)         0.075     1.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.260     1.132    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDCE (Prop_fdce_C_Q)         0.141     1.273 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.296     1.469    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.337     1.132    
    SLICE_X113Y12        FDCE (Hold_fdce_C_D)         0.075     1.207    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.260     1.132    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDCE (Prop_fdce_C_Q)         0.141     1.273 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_INC_reg
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.296     1.469    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.337     1.132    
    SLICE_X113Y12        FDCE (Hold_fdce_C_D)         0.071     1.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.257     1.129    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDPE (Prop_fdpe_C_Q)         0.141     1.270 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_ISERDES_RESET
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.292     1.465    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.336     1.129    
    SLICE_X113Y32        FDCE (Hold_fdce_C_D)         0.071     1.200    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.131%)  route 0.087ns (31.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y33        FDCE (Prop_fdce_C_Q)         0.141     1.271 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.087     1.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/p_1_in
    SLICE_X112Y33        LUT4 (Prop_lut4_I3_O)        0.045     1.403 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.403    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate[1]_i_1_n_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[1]/C
                         clock pessimism             -0.323     1.143    
    SLICE_X112Y33        FDCE (Hold_fdce_C_D)         0.121     1.264    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.635%)  route 0.089ns (32.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y33        FDCE (Prop_fdce_C_Q)         0.141     1.271 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.089     1.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/p_1_in
    SLICE_X112Y33        LUT5 (Prop_lut5_I0_O)        0.045     1.405 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1/O
                         net (fo=1, routed)           0.000     1.405    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1_n_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                         clock pessimism             -0.323     1.143    
    SLICE_X112Y33        FDCE (Hold_fdce_C_D)         0.120     1.263    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.433%)  route 0.199ns (58.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.151    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDCE (Prop_fdce_C_Q)         0.141     1.292 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/Q
                         net (fo=1, routed)           0.199     1.492    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_WREN
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.526    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.225    
    RAMB18_X5Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDPE (Prop_fdpe_C_Q)         0.164     1.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/Q
                         net (fo=1, routed)           0.115     1.429    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r
    SLICE_X103Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.314     1.487    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                         clock pessimism             -0.301     1.186    
    SLICE_X103Y28        FDPE (Hold_fdpe_C_D)         0.075     1.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.683%)  route 0.116ns (38.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.282     1.154    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/Q
                         net (fo=10, routed)          0.116     1.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/p_0_in
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.045     1.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.456    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr[1]_i_1__0_n_0
    SLICE_X102Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317     1.490    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X102Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]/C
                         clock pessimism             -0.323     1.167    
    SLICE_X102Y18        FDCE (Hold_fdce_C_D)         0.121     1.288    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y2    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y32   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y20   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y48   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y30   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[5]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X104Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X109Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X113Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X113Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X109Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X113Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[1]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y33  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X113Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgo5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.971%)  route 1.529ns (77.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62                                     0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgo5yui/C
    SLICE_X106Y62        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgo5yui/Q
                         net (fo=1, routed)           1.529     1.985    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[3]
    SLICE_X84Y66         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X84Y66         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/C
    SLICE_X84Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/Q
                         net (fo=1, routed)           1.466     1.922    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[15]
    SLICE_X67Y70         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)       -0.095     6.635    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnw52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizw15rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.900ns  (logic 0.456ns (24.002%)  route 1.444ns (75.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnw52ki/C
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnw52ki/Q
                         net (fo=1, routed)           1.444     1.900    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[11]
    SLICE_X63Y49         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizw15rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizw15rja
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.752ns  (logic 0.518ns (29.560%)  route 1.234ns (70.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y63                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/C
    SLICE_X98Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/Q
                         net (fo=1, routed)           1.234     1.752    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[2]
    SLICE_X84Y69         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X84Y69         FDRE (Setup_fdre_C_D)       -0.095     6.635    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgr5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5ri0h5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.673ns  (logic 0.456ns (27.262%)  route 1.217ns (72.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgr5yui/C
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgr5yui/Q
                         net (fo=1, routed)           1.217     1.673    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[9]
    SLICE_X65Y42         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5ri0h5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)       -0.093     6.637    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5ri0h5csa
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnxh2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw25rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.672ns  (logic 0.518ns (30.989%)  route 1.154ns (69.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnxh2ki/C
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnxh2ki/Q
                         net (fo=1, routed)           1.154     1.672    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[12]
    SLICE_X57Y35         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw25rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.093     6.637    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw25rja
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.610ns  (logic 0.456ns (28.315%)  route 1.154ns (71.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/C
    SLICE_X106Y67        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/Q
                         net (fo=1, routed)           1.154     1.610    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[5]
    SLICE_X93Y70         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X93Y70         FDRE (Setup_fdre_C_D)       -0.095     6.635    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.611ns  (logic 0.456ns (28.304%)  route 1.155ns (71.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/Q
                         net (fo=1, routed)           1.155     1.611    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[25]
    SLICE_X67Y71         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5ri0b5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.552ns  (logic 0.456ns (29.390%)  route 1.096ns (70.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/C
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/Q
                         net (fo=1, routed)           1.096     1.552    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[6]
    SLICE_X88Y71         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5ri0b5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X88Y71         FDRE (Setup_fdre_C_D)       -0.095     6.635    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5ri0b5csa
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.694%)  route 1.080ns (70.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/C
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/Q
                         net (fo=1, routed)           1.080     1.536    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[5]
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)       -0.095     6.635    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  5.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          134  Failing Endpoints,  Worst Slack       -4.396ns,  Total Violation     -468.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.396ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.986ns  (logic 0.828ns (20.771%)  route 3.158ns (79.229%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.200  4965.646    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRA1
    SLICE_X98Y54         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4965.771 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA_D1/O
                         net (fo=1, routed)           0.000  4965.771    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[7]
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y54         FDRE (Setup_fdre_C_D)        0.077  4961.375    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea
  -------------------------------------------------------------------
                         required time                       4961.375    
                         arrival time                       -4965.770    
  -------------------------------------------------------------------
                         slack                                 -4.396    

Slack (VIOLATED) :        -4.384ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.812%)  route 3.150ns (79.188%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.192  4965.639    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRB1
    SLICE_X98Y54         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4965.763 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMB_D1/O
                         net (fo=1, routed)           0.000  4965.763    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[9]
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y54         FDRE (Setup_fdre_C_D)        0.081  4961.379    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea
  -------------------------------------------------------------------
                         required time                       4961.378    
                         arrival time                       -4965.762    
  -------------------------------------------------------------------
                         slack                                 -4.384    

Slack (VIOLATED) :        -4.377ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        4.008ns  (logic 0.850ns (21.205%)  route 3.158ns (78.795%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.200  4965.646    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRA1
    SLICE_X98Y54         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146  4965.792 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA/O
                         net (fo=1, routed)           0.000  4965.792    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[6]
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y54         FDRE (Setup_fdre_C_D)        0.118  4961.416    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea
  -------------------------------------------------------------------
                         required time                       4961.416    
                         arrival time                       -4965.792    
  -------------------------------------------------------------------
                         slack                                 -4.377    

Slack (VIOLATED) :        -4.375ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        4.006ns  (logic 0.856ns (21.366%)  route 3.150ns (78.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.192  4965.639    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRB1
    SLICE_X98Y54         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152  4965.791 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMB/O
                         net (fo=1, routed)           0.000  4965.791    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[8]
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y54         FDRE (Setup_fdre_C_D)        0.118  4961.416    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea
  -------------------------------------------------------------------
                         required time                       4961.416    
                         arrival time                       -4965.790    
  -------------------------------------------------------------------
                         slack                                 -4.375    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.222%)  route 3.074ns (78.778%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.115  4965.562    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRC1
    SLICE_X98Y53         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4965.686 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC_D1/O
                         net (fo=1, routed)           0.000  4965.686    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[5]
    SLICE_X98Y53         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y53         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y53         FDRE (Setup_fdre_C_D)        0.079  4961.377    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea
  -------------------------------------------------------------------
                         required time                       4961.377    
                         arrival time                       -4965.686    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.299ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.931ns  (logic 0.857ns (21.804%)  route 3.074ns (78.196%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.115  4965.562    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRC1
    SLICE_X98Y53         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153  4965.714 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/O
                         net (fo=1, routed)           0.000  4965.714    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[4]
    SLICE_X98Y53         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y53         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y53         FDRE (Setup_fdre_C_D)        0.118  4961.416    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea
  -------------------------------------------------------------------
                         required time                       4961.416    
                         arrival time                       -4965.714    
  -------------------------------------------------------------------
                         slack                                 -4.299    

Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.790ns  (logic 0.828ns (21.848%)  route 2.962ns (78.152%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.785  4964.164    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X96Y54         LUT3 (Prop_lut3_I2_O)        0.124  4964.288 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptc/O
                         net (fo=20, routed)          1.162  4965.450    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRA0
    SLICE_X98Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.574 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMA_D1/O
                         net (fo=1, routed)           0.000  4965.574    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[13]
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y55         FDRE (Setup_fdre_C_D)        0.077  4961.375    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa
  -------------------------------------------------------------------
                         required time                       4961.375    
                         arrival time                       -4965.574    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.884%)  route 2.956ns (78.116%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.785  4964.164    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X96Y54         LUT3 (Prop_lut3_I2_O)        0.124  4964.288 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptc/O
                         net (fo=20, routed)          1.156  4965.444    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRC0
    SLICE_X98Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.568 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMC_D1/O
                         net (fo=1, routed)           0.000  4965.568    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[17]
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y55         FDRE (Setup_fdre_C_D)        0.079  4961.377    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa
  -------------------------------------------------------------------
                         required time                       4961.377    
                         arrival time                       -4965.567    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.187ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.908%)  route 2.951ns (78.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.944  4964.322    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X101Y54        LUT4 (Prop_lut4_I2_O)        0.124  4964.446 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          0.993  4965.439    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRC1
    SLICE_X98Y54         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4965.563 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMC_D1/O
                         net (fo=1, routed)           0.000  4965.563    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[11]
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y54         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y54         FDRE (Setup_fdre_C_D)        0.079  4961.377    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa
  -------------------------------------------------------------------
                         required time                       4961.377    
                         arrival time                       -4965.563    
  -------------------------------------------------------------------
                         slack                                 -4.187    

Slack (VIOLATED) :        -4.185ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.906%)  route 2.952ns (78.094%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4961.618 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4961.784 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.784  4961.784    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.456  4962.240 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          1.015  4963.255    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X96Y54         LUT3 (Prop_lut3_I0_O)        0.124  4963.379 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.785  4964.164    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X96Y54         LUT3 (Prop_lut3_I2_O)        0.124  4964.288 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptc/O
                         net (fo=20, routed)          1.152  4965.440    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRB0
    SLICE_X98Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.564 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMB_D1/O
                         net (fo=1, routed)           0.000  4965.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[15]
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.608  4961.618    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X98Y55         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/C
                         clock pessimism              0.000  4961.618    
                         clock uncertainty           -0.320  4961.298    
    SLICE_X98Y55         FDRE (Setup_fdre_C_D)        0.081  4961.379    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa
  -------------------------------------------------------------------
                         required time                       4961.378    
                         arrival time                       -4965.563    
  -------------------------------------------------------------------
                         slack                                 -4.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.231ns (25.035%)  route 0.692ns (74.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.210     1.373    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X97Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.418 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.111     1.529    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X96Y59         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X96Y59         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X96Y59         FDPE (Hold_fdpe_C_D)         0.060     1.256    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.948%)  route 0.596ns (72.052%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.068     1.231    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.157     1.433    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X95Y58         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X95Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.157    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.231ns (25.035%)  route 0.692ns (74.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.607     0.607    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X97Y55         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.370     1.118    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X96Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.163 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.210     1.373    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X97Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.418 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.111     1.529    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X96Y59         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.876     0.876    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X96Y59         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.320     1.196    
    SLICE_X96Y59         FDPE (Hold_fdpe_C_D)         0.056     1.252    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        2.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.419ns (30.329%)  route 0.963ns (69.671%))
  Logic Levels:           0  
  Clock Path Skew:        -2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.623ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.947     7.623    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419     8.042 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.963     9.005    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)       -0.265    11.571    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.419ns (32.222%)  route 0.881ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        -2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.623ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.947     7.623    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419     8.042 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.881     8.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X87Y75         FDCE (Setup_fdce_C_D)       -0.268    11.568    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.456ns (30.687%)  route 1.030ns (69.313%))
  Logic Levels:           0  
  Clock Path Skew:        -2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.872     7.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.456     8.004 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.030     9.034    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X87Y75         FDCE (Setup_fdce_C_D)       -0.095    11.741    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.735%)  route 1.078ns (70.265%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 11.660 - 6.730 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.871     7.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDCE (Prop_fdce_C_Q)         0.456     8.003 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.078     9.081    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.589    11.660    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    11.931    
                         clock uncertainty           -0.035    11.896    
    SLICE_X93Y74         FDCE (Setup_fdce_C_D)       -0.095    11.801    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.744%)  route 0.937ns (67.256%))
  Logic Levels:           0  
  Clock Path Skew:        -2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.623ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.947     7.623    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     8.079 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.937     9.016    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X89Y74         FDCE (Setup_fdce_C_D)       -0.093    11.743    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.456ns (29.021%)  route 1.115ns (70.979%))
  Logic Levels:           0  
  Clock Path Skew:        -2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 11.659 - 6.730 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.871     7.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDCE (Prop_fdce_C_Q)         0.456     8.003 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.115     9.119    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X90Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.588    11.659    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.271    11.930    
                         clock uncertainty           -0.035    11.895    
    SLICE_X90Y74         FDCE (Setup_fdce_C_D)       -0.047    11.848    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.456ns (32.986%)  route 0.926ns (67.014%))
  Logic Levels:           0  
  Clock Path Skew:        -2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.623ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.947     7.623    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     8.079 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.926     9.006    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X89Y74         FDCE (Setup_fdce_C_D)       -0.095    11.741    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.148%)  route 0.920ns (66.852%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 11.611 - 6.730 ) 
    Source Clock Delay      (SCD):    7.642ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.966     7.642    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDCE (Prop_fdce_C_Q)         0.456     8.098 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.920     9.018    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.540    11.611    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    11.882    
                         clock uncertainty           -0.035    11.847    
    SLICE_X80Y86         FDCE (Setup_fdce_C_D)       -0.093    11.754    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.456ns (33.278%)  route 0.914ns (66.723%))
  Logic Levels:           0  
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 11.608 - 6.730 ) 
    Source Clock Delay      (SCD):    7.642ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.966     7.642    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDCE (Prop_fdce_C_Q)         0.456     8.098 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.914     9.013    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.537    11.608    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    11.879    
                         clock uncertainty           -0.035    11.844    
    SLICE_X67Y87         FDCE (Setup_fdce_C_D)       -0.095    11.749    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.088%)  route 0.775ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        -2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.623ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.947     7.623    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419     8.042 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.775     8.817    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)       -0.265    11.571    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  2.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.754%)  route 0.230ns (64.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.302     2.339    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.128     2.467 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.230     2.697    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.921    
    SLICE_X88Y75         FDCE (Hold_fdce_C_D)        -0.008     1.913    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (32.004%)  route 0.300ns (67.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     2.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     2.793    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.927    
    SLICE_X67Y86         FDCE (Hold_fdce_C_D)         0.046     1.973    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.307%)  route 0.268ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     2.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDCE (Prop_fdce_C_Q)         0.128     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.268     2.748    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.847     2.318    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     1.931    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)        -0.007     1.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.092%)  route 0.328ns (69.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.302     2.339    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.141     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.328     2.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.387     1.921    
    SLICE_X88Y75         FDCE (Hold_fdce_C_D)         0.047     1.968    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.302     2.339    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.141     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.335     2.815    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.387     1.921    
    SLICE_X85Y76         FDCE (Hold_fdce_C_D)         0.046     1.967    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.213%)  route 0.342ns (70.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     2.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.342     2.835    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.847     2.318    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.931    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)         0.047     1.978    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.128ns (25.026%)  route 0.383ns (74.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDCE (Prop_fdce_C_Q)         0.128     2.441 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     2.825    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X90Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.860     2.331    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     1.944    
    SLICE_X90Y74         FDCE (Hold_fdce_C_D)         0.022     1.966    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.373%)  route 0.462ns (76.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDCE (Prop_fdce_C_Q)         0.141     2.454 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.462     2.916    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X90Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.860     2.331    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.387     1.944    
    SLICE_X90Y74         FDCE (Hold_fdce_C_D)         0.075     2.019    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.301%)  route 0.416ns (74.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     2.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.416     2.910    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.844     2.315    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     1.928    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.046     1.974    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.612%)  route 0.483ns (77.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDCE (Prop_fdce_C_Q)         0.141     2.454 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.483     2.937    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.860     2.331    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.944    
    SLICE_X93Y74         FDCE (Hold_fdce_C_D)         0.046     1.990    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_l
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.071ns  (logic 0.419ns (10.292%)  route 3.652ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 33.810 - 26.920 ) 
    Source Clock Delay      (SCD):    5.379ns = ( 25.569 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.766    25.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.419    25.988 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           3.652    29.640    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.812    33.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.271    34.081    
                         clock uncertainty           -0.035    34.046    
    SLICE_X96Y76         FDCE (Setup_fdce_C_D)       -0.218    33.828    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         33.828    
                         arrival time                         -29.640    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.068ns  (logic 0.478ns (11.751%)  route 3.590ns (88.249%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 33.810 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDCE (Prop_fdce_C_Q)         0.478    26.045 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           3.590    29.634    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X94Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.812    33.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.271    34.081    
                         clock uncertainty           -0.035    34.046    
    SLICE_X94Y76         FDCE (Setup_fdce_C_D)       -0.214    33.832    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.832    
                         arrival time                         -29.634    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.202ns  (logic 0.518ns (12.326%)  route 3.684ns (87.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 33.810 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDCE (Prop_fdce_C_Q)         0.518    26.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           3.684    29.769    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X94Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.812    33.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.271    34.081    
                         clock uncertainty           -0.035    34.046    
    SLICE_X94Y76         FDCE (Setup_fdce_C_D)       -0.047    33.999    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         33.999    
                         arrival time                         -29.769    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.057ns  (logic 0.518ns (12.768%)  route 3.539ns (87.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDCE (Prop_fdce_C_Q)         0.518    26.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           3.539    29.624    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X95Y75         FDCE (Setup_fdce_C_D)       -0.095    33.949    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         33.949    
                         arrival time                         -29.624    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.026ns  (logic 0.518ns (12.866%)  route 3.508ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X96Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDCE (Prop_fdce_C_Q)         0.518    26.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           3.508    29.593    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X95Y74         FDCE (Setup_fdce_C_D)       -0.095    33.949    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.949    
                         arrival time                         -29.593    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.834ns  (logic 0.478ns (12.467%)  route 3.356ns (87.533%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X96Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDCE (Prop_fdce_C_Q)         0.478    26.045 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           3.356    29.401    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X95Y74         FDCE (Setup_fdce_C_D)       -0.264    33.780    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.780    
                         arrival time                         -29.401    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.003ns  (logic 0.518ns (12.940%)  route 3.485ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDCE (Prop_fdce_C_Q)         0.518    26.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           3.485    29.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X94Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X94Y74         FDCE (Setup_fdce_C_D)       -0.047    33.997    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.997    
                         arrival time                         -29.570    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.692ns  (logic 0.478ns (12.947%)  route 3.214ns (87.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 25.567 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.764    25.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDCE (Prop_fdce_C_Q)         0.478    26.045 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           3.214    29.259    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X95Y75         FDCE (Setup_fdce_C_D)       -0.270    33.774    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.774    
                         arrival time                         -29.259    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.844ns  (logic 0.456ns (11.863%)  route 3.388ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 33.897 - 26.920 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 25.513 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710    25.513    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456    25.969 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           3.388    29.357    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X82Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    33.897    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    34.168    
                         clock uncertainty           -0.035    34.133    
    SLICE_X82Y85         FDCE (Setup_fdce_C_D)       -0.047    34.086    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.086    
                         arrival time                         -29.357    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.417ns  (logic 0.419ns (12.261%)  route 2.998ns (87.739%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.979ns = ( 33.899 - 26.920 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 25.513 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.710    25.513    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.419    25.932 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.998    28.930    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.901    33.899    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    34.170    
                         clock uncertainty           -0.035    34.135    
    SLICE_X80Y85         FDCE (Setup_fdce_C_D)       -0.267    33.868    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.868    
                         arrival time                         -28.930    
  -------------------------------------------------------------------
                         slack                                  4.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.367ns (13.360%)  route 2.380ns (86.640%))
  Logic Levels:           0  
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.549ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.250    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.341 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593     4.934    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.367     5.301 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           2.380     7.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.549    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.271     7.278    
    SLICE_X96Y76         FDCE (Hold_fdce_C_D)         0.230     7.508    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.508    
                         arrival time                           7.681    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.337ns (12.642%)  route 2.329ns (87.358%))
  Logic Levels:           0  
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.549ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.250    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.341 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593     4.934    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.337     5.271 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           2.329     7.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X94Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.549    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.271     7.278    
    SLICE_X94Y76         FDCE (Hold_fdce_C_D)         0.092     7.370    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.370    
                         arrival time                           7.600    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.367ns (12.855%)  route 2.488ns (87.145%))
  Logic Levels:           0  
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.549ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.250    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.341 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593     4.934    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.367     5.301 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           2.488     7.789    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.549    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.271     7.278    
    SLICE_X96Y76         FDCE (Hold_fdce_C_D)         0.231     7.509    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.509    
                         arrival time                           7.789    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.367ns (12.840%)  route 2.491ns (87.160%))
  Logic Levels:           0  
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.549ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.250    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.341 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593     4.934    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.367     5.301 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           2.491     7.792    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.549    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.271     7.278    
    SLICE_X96Y76         FDCE (Hold_fdce_C_D)         0.231     7.509    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.509    
                         arrival time                           7.792    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.367ns (12.187%)  route 2.644ns (87.813%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.642ns
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.250    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.341 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.536     4.877    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.367     5.244 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           2.644     7.889    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X82Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.966     7.642    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.271     7.371    
    SLICE_X82Y86         FDCE (Hold_fdce_C_D)         0.230     7.601    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.601    
                         arrival time                           7.889    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.337ns (11.744%)  route 2.533ns (88.256%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.642ns
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.250    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.341 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.536     4.877    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.337     5.214 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           2.533     7.747    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.966     7.642    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.271     7.371    
    SLICE_X80Y85         FDCE (Hold_fdce_C_D)         0.029     7.400    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.400    
                         arrival time                           7.747    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.128ns (8.282%)  route 1.417ns (91.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.128     1.787 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.417     3.204    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.352     3.217    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     2.830    
    SLICE_X80Y85         FDCE (Hold_fdce_C_D)        -0.007     2.823    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.490%)  route 1.520ns (91.510%))
  Logic Levels:           0  
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.520     3.320    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X82Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.215    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     2.828    
    SLICE_X82Y85         FDCE (Hold_fdce_C_D)         0.075     2.903    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.148ns (8.841%)  route 1.526ns (91.159%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X96Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDCE (Prop_fdce_C_Q)         0.148     1.826 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.526     3.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     2.789    
    SLICE_X95Y74         FDCE (Hold_fdce_C_D)        -0.006     2.783    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.148ns (8.788%)  route 1.536ns (91.212%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDCE (Prop_fdce_C_Q)         0.148     1.826 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.536     3.362    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.387     2.789    
    SLICE_X95Y75         FDCE (Hold_fdce_C_D)        -0.007     2.782    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.674ns,  Total Violation        0.000ns
Hold  :           51  Failing Endpoints,  Worst Slack       -0.752ns,  Total Violation      -17.274ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        7.201ns  (logic 0.456ns (6.333%)  route 6.745ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.835ns = ( 33.755 - 26.920 ) 
    Source Clock Delay      (SCD):    3.282ns = ( 16.742 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818    16.742    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X107Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.456    17.198 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           6.745    23.943    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X107Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.757    33.755    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X107Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    33.755    
                         clock uncertainty           -0.035    33.719    
    SLICE_X107Y86        FDRE (Setup_fdre_C_D)       -0.103    33.616    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.616    
                         arrival time                         -23.943    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.679ns  (logic 0.518ns (9.121%)  route 5.161ns (90.879%))
  Logic Levels:           0  
  Clock Path Skew:        3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.898ns = ( 33.818 - 26.920 ) 
    Source Clock Delay      (SCD):    3.348ns = ( 16.808 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.884    16.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X92Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDCE (Prop_fdce_C_Q)         0.518    17.326 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           5.161    22.487    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.820    33.818    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.818    
                         clock uncertainty           -0.035    33.782    
    SLICE_X91Y83         FDRE (Setup_fdre_C_D)       -0.093    33.689    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.689    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                 11.203    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.728ns  (logic 0.456ns (7.961%)  route 5.272ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 33.752 - 26.920 ) 
    Source Clock Delay      (SCD):    3.278ns = ( 16.738 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814    16.738    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X109Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDCE (Prop_fdce_C_Q)         0.456    17.194 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           5.272    22.465    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X108Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    33.752    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X108Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    33.752    
                         clock uncertainty           -0.035    33.716    
    SLICE_X108Y82        FDRE (Setup_fdre_C_D)       -0.045    33.671    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         33.671    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.609ns  (logic 0.456ns (8.130%)  route 5.153ns (91.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 33.752 - 26.920 ) 
    Source Clock Delay      (SCD):    3.278ns = ( 16.738 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814    16.738    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X107Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDCE (Prop_fdce_C_Q)         0.456    17.194 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           5.153    22.346    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X108Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    33.752    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X108Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.752    
                         clock uncertainty           -0.035    33.716    
    SLICE_X108Y82        FDRE (Setup_fdre_C_D)       -0.043    33.673    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.673    
                         arrival time                         -22.346    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        2.872ns  (logic 0.175ns (6.093%)  route 2.697ns (93.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 29.214 - 26.920 ) 
    Source Clock Delay      (SCD):    1.420ns = ( 14.880 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384    13.844 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    14.587 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293    14.880    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.175    15.055 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           2.697    17.752    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384    27.304 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674    27.978    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    28.004 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683    28.687    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    28.957 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.257    29.214    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000    29.214    
                         clock uncertainty           -0.035    29.179    
    SLICE_X111Y82        FDRE (Setup_fdre_C_D)       -0.042    29.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.137    
                         arrival time                         -17.752    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.456ns  (logic 0.456ns (8.358%)  route 5.000ns (91.642%))
  Logic Levels:           0  
  Clock Path Skew:        3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 33.759 - 26.920 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 16.746 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.822    16.746    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X110Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    17.202 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           5.000    22.202    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X107Y91        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.761    33.759    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X107Y91        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000    33.759    
                         clock uncertainty           -0.035    33.723    
    SLICE_X107Y91        FDRE (Setup_fdre_C_D)       -0.093    33.630    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         33.630    
                         arrival time                         -22.202    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.440ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        2.842ns  (logic 0.204ns (7.178%)  route 2.638ns (92.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 29.240 - 26.920 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 14.908 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384    13.844 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    14.587 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.321    14.908    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X104Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDCE (Prop_fdce_C_Q)         0.204    15.112 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           2.638    17.750    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X105Y85        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384    27.304 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674    27.978    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    28.004 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683    28.687    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    28.957 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.283    29.240    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y85        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    29.240    
                         clock uncertainty           -0.035    29.205    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)       -0.014    29.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         29.191    
                         arrival time                         -17.750    
  -------------------------------------------------------------------
                         slack                                 11.440    

Slack (MET) :             11.448ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.470ns  (logic 0.518ns (9.470%)  route 4.952ns (90.530%))
  Logic Levels:           0  
  Clock Path Skew:        3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.903ns = ( 33.823 - 26.920 ) 
    Source Clock Delay      (SCD):    3.354ns = ( 16.814 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.890    16.814    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X102Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y94        FDCE (Prop_fdce_C_Q)         0.518    17.332 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           4.952    22.284    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X102Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.825    33.823    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X102Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    33.823    
                         clock uncertainty           -0.035    33.787    
    SLICE_X102Y95        FDRE (Setup_fdre_C_D)       -0.056    33.731    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.731    
                         arrival time                         -22.284    
  -------------------------------------------------------------------
                         slack                                 11.448    

Slack (MET) :             11.448ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        2.797ns  (logic 0.204ns (7.292%)  route 2.593ns (92.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 29.240 - 26.920 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 14.908 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384    13.844 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    14.587 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.321    14.908    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X104Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDCE (Prop_fdce_C_Q)         0.204    15.112 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           2.593    17.706    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X104Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384    27.304 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674    27.978    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    28.004 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683    28.687    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    28.957 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.283    29.240    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X104Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    29.240    
                         clock uncertainty           -0.035    29.205    
    SLICE_X104Y86        FDRE (Setup_fdre_C_D)       -0.051    29.154    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                         -17.706    
  -------------------------------------------------------------------
                         slack                                 11.448    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        2.794ns  (logic 0.175ns (6.264%)  route 2.619ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 29.214 - 26.920 ) 
    Source Clock Delay      (SCD):    1.420ns = ( 14.880 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384    13.844 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    14.587 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293    14.880    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.175    15.055 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           2.619    17.674    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384    27.304 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674    27.978    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    28.004 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683    28.687    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    28.957 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.257    29.214    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    29.214    
                         clock uncertainty           -0.035    29.179    
    SLICE_X111Y82        FDRE (Setup_fdre_C_D)       -0.042    29.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.137    
                         arrival time                         -17.674    
  -------------------------------------------------------------------
                         slack                                 11.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.752ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.367ns (9.177%)  route 3.632ns (90.823%))
  Logic Levels:           0  
  Clock Path Skew:        4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.563ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.822     3.078    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X91Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDCE (Prop_fdce_C_Q)         0.367     3.445 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           3.632     7.077    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X92Y85         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887     7.563    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y85         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     7.563    
                         clock uncertainty            0.035     7.599    
    SLICE_X92Y85         FDRE (Hold_fdre_C_D)         0.231     7.830    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -7.830    
                         arrival time                           7.077    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.729ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.367ns (9.128%)  route 3.654ns (90.872%))
  Logic Levels:           0  
  Clock Path Skew:        4.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.491ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.755     3.011    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X109Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.367     3.378 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.654     7.032    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int
    SLICE_X112Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815     7.491    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X112Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     7.491    
                         clock uncertainty            0.035     7.527    
    SLICE_X112Y83        FDCE (Hold_fdce_C_D)         0.234     7.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.761    
                         arrival time                           7.032    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.678ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.418ns (10.220%)  route 3.672ns (89.780%))
  Logic Levels:           0  
  Clock Path Skew:        4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.564ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823     3.079    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X96Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y87         FDCE (Prop_fdce_C_Q)         0.418     3.497 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.672     7.169    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X96Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X96Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     7.564    
                         clock uncertainty            0.035     7.600    
    SLICE_X96Y88         FDRE (Hold_fdre_C_D)         0.248     7.848    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -7.848    
                         arrival time                           7.169    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.625ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.367ns (9.028%)  route 3.698ns (90.972%))
  Logic Levels:           0  
  Clock Path Skew:        4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.564ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.822     3.078    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X91Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDCE (Prop_fdce_C_Q)         0.367     3.445 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           3.698     7.143    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X91Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     7.564    
                         clock uncertainty            0.035     7.600    
    SLICE_X91Y88         FDRE (Hold_fdre_C_D)         0.169     7.769    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -7.769    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.602ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.367ns (8.993%)  route 3.714ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        4.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.490ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.755     3.011    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.367     3.378 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           3.714     7.092    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.490    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     7.490    
                         clock uncertainty            0.035     7.526    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.169     7.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -7.695    
                         arrival time                           7.092    
  -------------------------------------------------------------------
                         slack                                 -0.602    

Slack (VIOLATED) :        -0.595ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.367ns (8.907%)  route 3.753ns (91.093%))
  Logic Levels:           0  
  Clock Path Skew:        4.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.760     3.016    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X110Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.367     3.383 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.753     7.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int
    SLICE_X111Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.821     7.497    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     7.497    
                         clock uncertainty            0.035     7.533    
    SLICE_X111Y89        FDCE (Hold_fdce_C_D)         0.199     7.732    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.732    
                         arrival time                           7.137    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.575ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.367ns (8.929%)  route 3.743ns (91.071%))
  Logic Levels:           0  
  Clock Path Skew:        4.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.490ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.755     3.011    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.367     3.378 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.743     7.122    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.490    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     7.490    
                         clock uncertainty            0.035     7.526    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.171     7.697    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -7.697    
                         arrival time                           7.122    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.523ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.367ns (8.762%)  route 3.822ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        4.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.567ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.827     3.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X101Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDCE (Prop_fdce_C_Q)         0.367     3.450 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           3.822     7.272    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X101Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000     7.567    
                         clock uncertainty            0.035     7.603    
    SLICE_X101Y94        FDRE (Hold_fdre_C_D)         0.192     7.795    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -7.795    
                         arrival time                           7.272    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.514ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.367ns (8.803%)  route 3.802ns (91.197%))
  Logic Levels:           0  
  Clock Path Skew:        4.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.555ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.820     3.076    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDCE (Prop_fdce_C_Q)         0.367     3.443 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.802     7.245    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     7.555    
                         clock uncertainty            0.035     7.591    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.169     7.760    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -7.760    
                         arrival time                           7.245    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.475ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.367ns (8.714%)  route 3.845ns (91.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.555ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.337    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     2.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818     3.074    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X103Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDCE (Prop_fdce_C_Q)         0.367     3.441 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           3.845     7.286    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y83        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     7.555    
                         clock uncertainty            0.035     7.591    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.170     7.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -7.761    
                         arrival time                           7.286    
  -------------------------------------------------------------------
                         slack                                 -0.475    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.419ns (31.966%)  route 0.892ns (68.034%))
  Logic Levels:           0  
  Clock Path Skew:        -2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.662 - 6.730 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X88Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y14         FDCE (Prop_fdce_C_Q)         0.419     8.109 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.892     9.001    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X88Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.554    11.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.272    11.934    
                         clock uncertainty           -0.035    11.899    
    SLICE_X88Y15         FDCE (Setup_fdce_C_D)       -0.268    11.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.518ns (32.465%)  route 1.078ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        -2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 11.720 - 6.730 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.883     7.610    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDCE (Prop_fdce_C_Q)         0.518     8.128 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.078     9.206    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X93Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.612    11.720    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.272    11.992    
                         clock uncertainty           -0.035    11.957    
    SLICE_X93Y16         FDCE (Setup_fdce_C_D)       -0.095    11.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.456ns (30.760%)  route 1.026ns (69.240%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 11.722 - 6.730 ) 
    Source Clock Delay      (SCD):    7.688ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.961     7.688    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15         FDCE (Prop_fdce_C_Q)         0.456     8.144 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.026     9.171    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X91Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.614    11.722    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X91Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.272    11.994    
                         clock uncertainty           -0.035    11.959    
    SLICE_X91Y14         FDCE (Setup_fdce_C_D)       -0.095    11.864    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.337%)  route 0.999ns (68.663%))
  Logic Levels:           0  
  Clock Path Skew:        -2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 11.722 - 6.730 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.456     8.146 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.999     9.145    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X91Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.614    11.722    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X91Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    11.994    
                         clock uncertainty           -0.035    11.959    
    SLICE_X91Y13         FDCE (Setup_fdce_C_D)       -0.095    11.864    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.456ns (32.794%)  route 0.934ns (67.206%))
  Logic Levels:           0  
  Clock Path Skew:        -2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.662 - 6.730 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X88Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y14         FDCE (Prop_fdce_C_Q)         0.456     8.146 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.934     9.081    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X88Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.554    11.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.272    11.934    
                         clock uncertainty           -0.035    11.899    
    SLICE_X88Y15         FDCE (Setup_fdce_C_D)       -0.095    11.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.297%)  route 0.767ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 11.573 - 6.730 ) 
    Source Clock Delay      (SCD):    7.735ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        1.008     7.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     8.191 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.767     8.958    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.465    11.573    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    11.845    
                         clock uncertainty           -0.035    11.810    
    SLICE_X52Y27         FDCE (Setup_fdce_C_D)       -0.095    11.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.456ns (33.666%)  route 0.899ns (66.334%))
  Logic Levels:           0  
  Clock Path Skew:        -2.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 11.661 - 6.730 ) 
    Source Clock Delay      (SCD):    7.691ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.964     7.691    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y15         FDCE (Prop_fdce_C_Q)         0.456     8.147 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.899     9.046    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.553    11.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    11.933    
                         clock uncertainty           -0.035    11.898    
    SLICE_X84Y15         FDCE (Setup_fdce_C_D)       -0.095    11.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.803    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 11.573 - 6.730 ) 
    Source Clock Delay      (SCD):    7.735ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        1.008     7.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.419     8.154 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     8.739    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.465    11.573    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    11.845    
                         clock uncertainty           -0.035    11.810    
    SLICE_X52Y27         FDCE (Setup_fdce_C_D)       -0.268    11.542    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.747%)  route 0.585ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 11.573 - 6.730 ) 
    Source Clock Delay      (SCD):    7.735ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        1.008     7.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.419     8.154 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     8.739    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.465    11.573    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    11.845    
                         clock uncertainty           -0.035    11.810    
    SLICE_X50Y27         FDCE (Setup_fdce_C_D)       -0.219    11.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.069%)  route 0.628ns (57.931%))
  Logic Levels:           0  
  Clock Path Skew:        -2.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 11.576 - 6.730 ) 
    Source Clock Delay      (SCD):    7.735ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        1.008     7.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     8.191 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.628     8.819    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.468    11.576    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    11.848    
                         clock uncertainty           -0.035    11.813    
    SLICE_X52Y29         FDCE (Setup_fdce_C_D)       -0.095    11.718    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  2.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.550%)  route 0.159ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     2.393    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y15         FDCE (Prop_fdce_C_Q)         0.128     2.521 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.159     2.680    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.850     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.971    
    SLICE_X84Y15         FDCE (Hold_fdce_C_D)        -0.007     1.964    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.987%)  route 0.238ns (65.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.128     2.518 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.238     2.756    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X91Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.874     2.382    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X91Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     1.995    
    SLICE_X91Y13         FDCE (Hold_fdce_C_D)        -0.006     1.989    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.621%)  route 0.253ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.128     2.518 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.253     2.770    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X93Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.388     1.996    
    SLICE_X93Y14         FDCE (Hold_fdce_C_D)        -0.007     1.989    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.404%)  route 0.255ns (66.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15         FDCE (Prop_fdce_C_Q)         0.128     2.518 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.255     2.773    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X93Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.874     2.382    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.995    
    SLICE_X93Y15         FDCE (Hold_fdce_C_D)        -0.007     1.988    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.838%)  route 0.302ns (68.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15         FDCE (Prop_fdce_C_Q)         0.141     2.531 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.302     2.833    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.996    
    SLICE_X93Y14         FDCE (Hold_fdce_C_D)         0.046     2.042    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.665%)  route 0.304ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.141     2.531 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.304     2.835    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X93Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.388     1.996    
    SLICE_X93Y14         FDCE (Hold_fdce_C_D)         0.047     2.043    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.683%)  route 0.212ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.329     2.408    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.128     2.536 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.212     2.747    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.931    
    SLICE_X50Y27         FDCE (Hold_fdce_C_D)         0.022     1.953    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.820%)  route 0.242ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.329     2.408    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.141     2.549 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.242     2.791    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.812     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.933    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.046     1.979    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.536%)  route 0.232ns (64.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.329     2.408    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X53Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.128     2.536 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.232     2.768    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.931    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)        -0.007     1.924    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.968%)  route 0.330ns (70.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     2.393    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y15         FDCE (Prop_fdce_C_Q)         0.141     2.534 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.330     2.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.850     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.971    
    SLICE_X84Y15         FDCE (Hold_fdce_C_D)         0.046     2.017    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_r
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.767ns  (logic 0.456ns (12.104%)  route 3.311ns (87.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 25.562 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.722    25.562    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.456    26.018 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           3.311    29.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X87Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X87Y23         FDCE (Setup_fdce_C_D)       -0.095    34.076    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         34.076    
                         arrival time                         -29.329    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.759ns  (logic 0.456ns (12.132%)  route 3.303ns (87.868%))
  Logic Levels:           0  
  Clock Path Skew:        1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 33.938 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.719    25.559    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDCE (Prop_fdce_C_Q)         0.456    26.015 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           3.303    29.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X84Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X84Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.272    34.210    
                         clock uncertainty           -0.035    34.174    
    SLICE_X84Y22         FDCE (Setup_fdce_C_D)       -0.095    34.079    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                         -29.317    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.562ns  (logic 0.419ns (11.762%)  route 3.143ns (88.238%))
  Logic Levels:           0  
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 33.939 - 26.920 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 25.562 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.722    25.562    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.419    25.981 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           3.143    29.124    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X87Y20         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891    33.939    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.272    34.211    
                         clock uncertainty           -0.035    34.175    
    SLICE_X87Y20         FDCE (Setup_fdce_C_D)       -0.265    33.910    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         33.910    
                         arrival time                         -29.124    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.781ns  (logic 0.456ns (12.062%)  route 3.325ns (87.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 33.938 - 26.920 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 25.562 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.722    25.562    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.456    26.018 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           3.325    29.342    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    34.210    
                         clock uncertainty           -0.035    34.174    
    SLICE_X86Y21         FDCE (Setup_fdce_C_D)       -0.045    34.129    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.129    
                         arrival time                         -29.342    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.607ns  (logic 0.419ns (11.618%)  route 3.188ns (88.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 33.938 - 26.920 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 25.562 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.722    25.562    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.419    25.981 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           3.188    29.168    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.272    34.210    
                         clock uncertainty           -0.035    34.174    
    SLICE_X86Y21         FDCE (Setup_fdce_C_D)       -0.218    33.956    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         33.956    
                         arrival time                         -29.168    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 33.938 - 26.920 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 25.562 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.722    25.562    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456    26.018 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           3.312    29.330    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.272    34.210    
                         clock uncertainty           -0.035    34.174    
    SLICE_X86Y21         FDCE (Setup_fdce_C_D)       -0.045    34.129    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         34.129    
                         arrival time                         -29.330    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.856ns  (logic 0.456ns (11.825%)  route 3.400ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 33.992 - 26.920 ) 
    Source Clock Delay      (SCD):    5.286ns = ( 25.476 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.636    25.476    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.456    25.932 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           3.400    29.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.944    33.992    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    34.264    
                         clock uncertainty           -0.035    34.228    
    SLICE_X52Y28         FDCE (Setup_fdce_C_D)       -0.095    34.133    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.133    
                         arrival time                         -29.332    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 33.992 - 26.920 ) 
    Source Clock Delay      (SCD):    5.286ns = ( 25.476 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.636    25.476    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.456    25.932 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           3.329    29.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.944    33.992    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    34.264    
                         clock uncertainty           -0.035    34.228    
    SLICE_X52Y28         FDCE (Setup_fdce_C_D)       -0.093    34.135    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.135    
                         arrival time                         -29.260    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.658ns  (logic 0.456ns (12.467%)  route 3.202ns (87.533%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.719    25.559    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDCE (Prop_fdce_C_Q)         0.456    26.015 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           3.202    29.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X86Y23         FDCE (Setup_fdce_C_D)       -0.047    34.124    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.124    
                         arrival time                         -29.216    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.417ns  (logic 0.419ns (12.261%)  route 2.998ns (87.739%))
  Logic Levels:           0  
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 33.936 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.719    25.559    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDCE (Prop_fdce_C_Q)         0.419    25.978 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           2.998    28.976    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888    33.936    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    34.208    
                         clock uncertainty           -0.035    34.172    
    SLICE_X86Y22         FDCE (Setup_fdce_C_D)       -0.222    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.950    
                         arrival time                         -28.976    
  -------------------------------------------------------------------
                         slack                                  4.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.337ns (12.420%)  route 2.376ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.678ns
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.548     4.926    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.337     5.263 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           2.376     7.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X87Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.951     7.678    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.272     7.407    
    SLICE_X87Y22         FDCE (Hold_fdce_C_D)         0.028     7.435    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.435    
                         arrival time                           7.640    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.367ns (12.557%)  route 2.556ns (87.443%))
  Logic Levels:           0  
  Clock Path Skew:        2.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.681ns
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.547     4.925    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.367     5.292 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           2.556     7.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.954     7.681    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.272     7.410    
    SLICE_X86Y21         FDCE (Hold_fdce_C_D)         0.230     7.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.640    
                         arrival time                           7.848    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.337ns (11.765%)  route 2.527ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.738ns
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.465     4.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.337     5.180 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.527     7.708    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        1.011     7.738    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.272     7.467    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.029     7.496    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.496    
                         arrival time                           7.708    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.337ns (12.059%)  route 2.458ns (87.941%))
  Logic Levels:           0  
  Clock Path Skew:        2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.678ns
    Source Clock Delay      (SCD):    4.923ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.545     4.923    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDCE (Prop_fdce_C_Q)         0.337     5.260 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           2.458     7.718    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X86Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.951     7.678    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.272     7.407    
    SLICE_X86Y22         FDCE (Hold_fdce_C_D)         0.094     7.501    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.501    
                         arrival time                           7.718    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.367ns (12.594%)  route 2.547ns (87.406%))
  Logic Levels:           0  
  Clock Path Skew:        2.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.682ns
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.548     4.926    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.367     5.293 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           2.547     7.841    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X87Y20         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.955     7.682    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.272     7.411    
    SLICE_X87Y20         FDCE (Hold_fdce_C_D)         0.169     7.580    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.580    
                         arrival time                           7.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.141ns (9.104%)  route 1.408ns (90.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.546     1.666    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.408     3.215    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.272    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     2.884    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.047     2.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.337ns (11.467%)  route 2.602ns (88.533%))
  Logic Levels:           0  
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.738ns
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.465     4.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.337     5.180 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           2.602     7.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X53Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        1.011     7.738    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X53Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.272     7.467    
    SLICE_X53Y28         FDCE (Hold_fdce_C_D)         0.029     7.496    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.496    
                         arrival time                           7.782    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.141ns (9.195%)  route 1.393ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.141     1.839 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.393     3.232    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.342     3.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.388     2.859    
    SLICE_X86Y21         FDCE (Hold_fdce_C_D)         0.076     2.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.128ns (8.724%)  route 1.339ns (91.276%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y21         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y21         FDCE (Prop_fdce_C_Q)         0.128     1.826 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.339     3.165    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X87Y20         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X87Y20         FDCE (Hold_fdce_C_D)        -0.006     2.854    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.141ns (9.099%)  route 1.409ns (90.901%))
  Logic Levels:           0  
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.577     1.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.409     3.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.339     3.244    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     2.856    
    SLICE_X86Y23         FDCE (Hold_fdce_C_D)         0.075     2.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.988ns,  Total Violation        0.000ns
Hold  :           52  Failing Endpoints,  Worst Slack       -0.807ns,  Total Violation      -17.621ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        7.938ns  (logic 0.518ns (6.525%)  route 7.420ns (93.475%))
  Logic Levels:           0  
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 33.802 - 26.920 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 16.782 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812    16.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X108Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y18        FDCE (Prop_fdce_C_Q)         0.518    17.300 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           7.420    24.720    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X108Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    33.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X108Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000    33.802    
                         clock uncertainty           -0.035    33.767    
    SLICE_X108Y17        FDRE (Setup_fdre_C_D)       -0.058    33.709    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         33.709    
                         arrival time                         -24.720    
  -------------------------------------------------------------------
                         slack                                  8.988    

Slack (MET) :             11.189ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        5.734ns  (logic 0.518ns (9.034%)  route 5.216ns (90.966%))
  Logic Levels:           0  
  Clock Path Skew:        3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.948ns = ( 33.868 - 26.920 ) 
    Source Clock Delay      (SCD):    3.394ns = ( 16.854 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.884    16.854    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X104Y38        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y38        FDCE (Prop_fdce_C_Q)         0.518    17.372 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           5.216    22.587    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X104Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.820    33.868    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    33.868    
                         clock uncertainty           -0.035    33.833    
    SLICE_X104Y37        FDRE (Setup_fdre_C_D)       -0.056    33.777    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.777    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                 11.189    

Slack (MET) :             11.386ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        5.500ns  (logic 0.456ns (8.291%)  route 5.044ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 33.862 - 26.920 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 16.848 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.878    16.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X105Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDCE (Prop_fdce_C_Q)         0.456    17.304 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           5.044    22.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X105Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814    33.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.862    
                         clock uncertainty           -0.035    33.827    
    SLICE_X105Y31        FDRE (Setup_fdre_C_D)       -0.093    33.734    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.734    
                         arrival time                         -22.347    
  -------------------------------------------------------------------
                         slack                                 11.386    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.864ns  (logic 0.175ns (6.111%)  route 2.689ns (93.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 29.249 - 26.920 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 14.917 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284    14.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X111Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y25        FDCE (Prop_fdce_C_Q)         0.175    15.092 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           2.689    17.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X107Y25        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.250    29.249    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y25        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    29.249    
                         clock uncertainty           -0.035    29.213    
    SLICE_X107Y25        FDRE (Setup_fdre_C_D)       -0.032    29.181    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.181    
                         arrival time                         -17.781    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.408ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.835ns  (logic 0.204ns (7.197%)  route 2.631ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 29.252 - 26.920 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 14.922 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289    14.922    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X108Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDCE (Prop_fdce_C_Q)         0.204    15.126 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           2.631    17.757    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X108Y28        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253    29.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X108Y28        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000    29.252    
                         clock uncertainty           -0.035    29.216    
    SLICE_X108Y28        FDRE (Setup_fdre_C_D)       -0.051    29.165    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.165    
                         arrival time                         -17.757    
  -------------------------------------------------------------------
                         slack                                 11.408    

Slack (MET) :             11.414ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.861ns  (logic 0.175ns (6.118%)  route 2.686ns (93.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 29.250 - 26.920 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 14.920 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287    14.920    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y27        FDCE (Prop_fdce_C_Q)         0.175    15.095 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           2.686    17.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int
    SLICE_X111Y23        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.251    29.250    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X111Y23        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000    29.250    
                         clock uncertainty           -0.035    29.214    
    SLICE_X111Y23        FDCE (Setup_fdce_C_D)       -0.019    29.195    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         29.195    
                         arrival time                         -17.781    
  -------------------------------------------------------------------
                         slack                                 11.414    

Slack (MET) :             11.417ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.834ns  (logic 0.175ns (6.175%)  route 2.659ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 29.279 - 26.920 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 14.950 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317    14.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X105Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDCE (Prop_fdce_C_Q)         0.175    15.125 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           2.659    17.785    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X105Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280    29.279    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    29.279    
                         clock uncertainty           -0.035    29.243    
    SLICE_X105Y31        FDRE (Setup_fdre_C_D)       -0.042    29.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.201    
                         arrival time                         -17.785    
  -------------------------------------------------------------------
                         slack                                 11.417    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.823ns  (logic 0.175ns (6.199%)  route 2.648ns (93.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 29.279 - 26.920 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 14.950 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317    14.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X105Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDCE (Prop_fdce_C_Q)         0.175    15.125 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           2.648    17.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X105Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280    29.279    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    29.279    
                         clock uncertainty           -0.035    29.243    
    SLICE_X105Y31        FDRE (Setup_fdre_C_D)       -0.043    29.200    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.200    
                         arrival time                         -17.774    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.824ns  (logic 0.175ns (6.197%)  route 2.649ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 29.255 - 26.920 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 14.924 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291    14.924    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X107Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y31        FDCE (Prop_fdce_C_Q)         0.175    15.099 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           2.649    17.748    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.256    29.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y31        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    29.255    
                         clock uncertainty           -0.035    29.219    
    SLICE_X109Y31        FDRE (Setup_fdre_C_D)       -0.042    29.177    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.177    
                         arrival time                         -17.748    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        2.818ns  (logic 0.175ns (6.209%)  route 2.643ns (93.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 29.258 - 26.920 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 14.928 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430    13.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311    14.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432    14.633 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.295    14.928    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X107Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y13        FDCE (Prop_fdce_C_Q)         0.175    15.103 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           2.643    17.747    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X109Y13        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420    27.340 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674    28.015    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.041 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688    28.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270    28.999 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.259    29.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y13        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000    29.258    
                         clock uncertainty           -0.035    29.222    
    SLICE_X109Y13        FDRE (Setup_fdre_C_D)       -0.042    29.180    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.180    
                         arrival time                         -17.747    
  -------------------------------------------------------------------
                         slack                                 11.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.807ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.367ns (9.405%)  route 3.535ns (90.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.757     3.059    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X110Y36        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDCE (Prop_fdce_C_Q)         0.367     3.426 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           3.535     6.961    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X110Y35        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X110Y35        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     7.545    
                         clock uncertainty            0.035     7.581    
    SLICE_X110Y35        FDRE (Hold_fdre_C_D)         0.188     7.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -7.769    
                         arrival time                           6.961    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.661ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.367ns (9.094%)  route 3.669ns (90.906%))
  Logic Levels:           0  
  Clock Path Skew:        4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.615ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823     3.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X103Y40        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDCE (Prop_fdce_C_Q)         0.367     3.492 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           3.669     7.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     7.615    
                         clock uncertainty            0.035     7.651    
    SLICE_X103Y39        FDRE (Hold_fdre_C_D)         0.171     7.822    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -7.822    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.633ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.367ns (8.911%)  route 3.751ns (91.089%))
  Logic Levels:           0  
  Clock Path Skew:        4.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.747     3.049    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X113Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDCE (Prop_fdce_C_Q)         0.367     3.416 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.751     7.167    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X112Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.805     7.532    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X112Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     7.532    
                         clock uncertainty            0.035     7.568    
    SLICE_X112Y26        FDRE (Hold_fdre_C_D)         0.233     7.801    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -7.801    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.632ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.337ns (8.464%)  route 3.645ns (91.536%))
  Logic Levels:           0  
  Clock Path Skew:        4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.603ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.116    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y18        FDCE (Prop_fdce_C_Q)         0.337     3.453 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           3.645     7.098    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X104Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.876     7.603    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000     7.603    
                         clock uncertainty            0.035     7.639    
    SLICE_X104Y18        FDRE (Hold_fdre_C_D)         0.091     7.730    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -7.730    
                         arrival time                           7.098    
  -------------------------------------------------------------------
                         slack                                 -0.632    

Slack (VIOLATED) :        -0.607ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.418ns (10.038%)  route 3.746ns (89.962%))
  Logic Levels:           0  
  Clock Path Skew:        4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.609ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819     3.121    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X102Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y34        FDCE (Prop_fdce_C_Q)         0.418     3.539 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           3.746     7.285    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X102Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.882     7.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X102Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     7.609    
                         clock uncertainty            0.035     7.645    
    SLICE_X102Y33        FDRE (Hold_fdre_C_D)         0.248     7.893    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -7.893    
                         arrival time                           7.285    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.578ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.418ns (10.168%)  route 3.693ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        4.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.537ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.751     3.053    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X112Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        FDCE (Prop_fdce_C_Q)         0.418     3.471 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           3.693     7.164    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X111Y29        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810     7.537    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X111Y29        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     7.537    
                         clock uncertainty            0.035     7.573    
    SLICE_X111Y29        FDRE (Hold_fdre_C_D)         0.169     7.742    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -7.742    
                         arrival time                           7.164    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.576ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.367ns (8.910%)  route 3.752ns (91.090%))
  Logic Levels:           0  
  Clock Path Skew:        4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.615ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823     3.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X103Y40        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDCE (Prop_fdce_C_Q)         0.367     3.492 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           3.752     7.244    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000     7.615    
                         clock uncertainty            0.035     7.651    
    SLICE_X103Y39        FDRE (Hold_fdre_C_D)         0.170     7.821    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -7.821    
                         arrival time                           7.244    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.367ns (8.862%)  route 3.774ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.607ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819     3.121    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X105Y14        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y14        FDCE (Prop_fdce_C_Q)         0.367     3.488 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           3.774     7.262    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X105Y15        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.880     7.607    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y15        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     7.607    
                         clock uncertainty            0.035     7.643    
    SLICE_X105Y15        FDRE (Hold_fdre_C_D)         0.196     7.839    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -7.839    
                         arrival time                           7.262    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.541ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.367ns (8.833%)  route 3.788ns (91.167%))
  Logic Levels:           0  
  Clock Path Skew:        4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.615ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823     3.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X103Y40        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDCE (Prop_fdce_C_Q)         0.367     3.492 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           3.788     7.280    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     7.615    
                         clock uncertainty            0.035     7.651    
    SLICE_X103Y39        FDRE (Hold_fdre_C_D)         0.170     7.821    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -7.821    
                         arrival time                           7.280    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.515ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.418ns (9.841%)  route 3.830ns (90.159%))
  Logic Levels:           0  
  Clock Path Skew:        4.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.755     3.057    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y33        FDCE (Prop_fdce_C_Q)         0.418     3.475 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.830     7.305    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int
    SLICE_X112Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X112Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     7.541    
                         clock uncertainty            0.035     7.577    
    SLICE_X112Y32        FDCE (Hold_fdce_C_D)         0.243     7.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.820    
                         arrival time                           7.305    
  -------------------------------------------------------------------
                         slack                                 -0.515    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.200%)  route 1.292ns (66.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 16.536 - 13.460 ) 
    Source Clock Delay      (SCD):    7.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.562    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X104Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDCE (Prop_fdce_C_Q)         0.518     8.080 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.292     9.372    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/SAMPLEINFIRSTBIT
    SLICE_X103Y86        LUT4 (Prop_lut4_I2_O)        0.124     9.496 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.496    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1_n_0
    SLICE_X103Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.820    16.536    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X103Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.536    
                         clock uncertainty           -0.035    16.501    
    SLICE_X103Y86        FDCE (Setup_fdce_C_D)        0.029    16.530    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.530    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.580ns (30.814%)  route 1.302ns (69.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 16.536 - 13.460 ) 
    Source Clock Delay      (SCD):    7.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.562    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDCE (Prop_fdce_C_Q)         0.456     8.018 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.302     9.321    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/SAMPLEINFIRSTBIT20_out
    SLICE_X103Y86        LUT4 (Prop_lut4_I2_O)        0.124     9.445 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.445    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1_n_0
    SLICE_X103Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.820    16.536    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X103Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.536    
                         clock uncertainty           -0.035    16.501    
    SLICE_X103Y86        FDCE (Setup_fdce_C_D)        0.031    16.532    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.532    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.642%)  route 1.094ns (65.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 16.477 - 13.460 ) 
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.823     7.499    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDCE (Prop_fdce_C_Q)         0.456     7.955 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           1.094     9.050    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_CE
    SLICE_X111Y91        LUT4 (Prop_lut4_I0_O)        0.124     9.174 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1/O
                         net (fo=1, routed)           0.000     9.174    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1_n_0
    SLICE_X111Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.761    16.477    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000    16.477    
                         clock uncertainty           -0.035    16.442    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.031    16.473    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.642ns (39.406%)  route 0.987ns (60.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 16.538 - 13.460 ) 
    Source Clock Delay      (SCD):    7.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.562    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDCE (Prop_fdce_C_Q)         0.518     8.080 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.987     9.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/SAMPLEINFIRSTBIT36_out
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.124     9.191 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0_n_0
    SLICE_X103Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.822    16.538    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.538    
                         clock uncertainty           -0.035    16.503    
    SLICE_X103Y88        FDCE (Setup_fdce_C_D)        0.029    16.532    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.532    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.456ns (31.066%)  route 1.012ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 16.542 - 13.460 ) 
    Source Clock Delay      (SCD):    7.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.962     7.638    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X87Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDCE (Prop_fdce_C_Q)         0.456     8.094 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/Q
                         net (fo=4, routed)           1.012     9.106    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/REQ_reg[0]
    SLICE_X92Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X92Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000    16.542    
                         clock uncertainty           -0.035    16.507    
    SLICE_X92Y88         FDCE (Setup_fdce_C_D)       -0.045    16.462    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.462    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.463%)  route 0.985ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 16.541 - 13.460 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDPE (Prop_fdpe_C_Q)         0.518     8.082 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.985     9.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_FIFO_RESET
    SLICE_X96Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.825    16.541    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X96Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000    16.541    
                         clock uncertainty           -0.035    16.506    
    SLICE_X96Y89         FDPE (Setup_fdpe_C_D)       -0.056    16.450    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         16.450    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.580ns (38.587%)  route 0.923ns (61.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 16.476 - 13.460 ) 
    Source Clock Delay      (SCD):    7.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.492    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X107Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDPE (Prop_fdpe_C_Q)         0.456     7.948 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.923     8.871    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_RESET
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.124     8.995 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0/O
                         net (fo=1, routed)           0.000     8.995    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0_n_0
    SLICE_X109Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.760    16.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X109Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000    16.476    
                         clock uncertainty           -0.035    16.441    
    SLICE_X109Y90        FDPE (Setup_fdpe_C_D)        0.031    16.472    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         16.472    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.712%)  route 0.827ns (56.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 16.542 - 13.460 ) 
    Source Clock Delay      (SCD):    7.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887     7.563    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X94Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y87         FDCE (Prop_fdce_C_Q)         0.518     8.081 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.827     8.908    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/SAMPLEINFIRSTBIT59_out
    SLICE_X93Y88         LUT4 (Prop_lut4_I2_O)        0.124     9.032 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3/O
                         net (fo=1, routed)           0.000     9.032    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3_n_0
    SLICE_X93Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.542    
                         clock uncertainty           -0.035    16.507    
    SLICE_X93Y88         FDCE (Setup_fdce_C_D)        0.029    16.536    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.536    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.580ns (40.760%)  route 0.843ns (59.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 16.476 - 13.460 ) 
    Source Clock Delay      (SCD):    7.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.492    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X107Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.456     7.948 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.843     8.791    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_INC
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     8.915 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0/O
                         net (fo=1, routed)           0.000     8.915    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0_n_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.760    16.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.476    
                         clock uncertainty           -0.035    16.441    
    SLICE_X110Y89        FDCE (Setup_fdce_C_D)        0.031    16.472    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.472    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.580ns (41.129%)  route 0.830ns (58.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 16.476 - 13.460 ) 
    Source Clock Delay      (SCD):    7.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.821     7.497    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X107Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDCE (Prop_fdce_C_Q)         0.456     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.830     8.783    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     8.907 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     8.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.760    16.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X110Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.476    
                         clock uncertainty           -0.035    16.441    
    SLICE_X110Y89        FDCE (Setup_fdce_C_D)        0.031    16.472    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.472    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.522%)  route 0.133ns (48.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.259     2.296    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDCE (Prop_fdce_C_Q)         0.141     2.437 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.133     2.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/REQ_reg[0]
    SLICE_X110Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.420    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X110Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.420    
                         clock uncertainty            0.035     1.456    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.071     1.527    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.791%)  route 0.142ns (43.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.263     2.300    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.141     2.441 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.142     2.583    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_INC
    SLICE_X112Y92        LUT4 (Prop_lut4_I0_O)        0.045     2.628 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1/O
                         net (fo=1, routed)           0.000     2.628    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1_n_0
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.426    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.426    
                         clock uncertainty            0.035     1.462    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.120     1.582    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.258     2.295    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X112Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.164     2.459 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.094     2.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_CE
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.045     2.598 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2/O
                         net (fo=1, routed)           0.000     2.598    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2_n_0
    SLICE_X113Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.420    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.420    
                         clock uncertainty            0.035     1.456    
    SLICE_X113Y83        FDCE (Hold_fdce_C_D)         0.092     1.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.253%)  route 0.116ns (35.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.322    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X90Y86         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.486 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.116     2.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_RESET
    SLICE_X91Y87         LUT5 (Prop_lut5_I0_O)        0.045     2.648 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3/O
                         net (fo=1, routed)           0.000     2.648    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3_n_0
    SLICE_X91Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.323     1.450    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X91Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.450    
                         clock uncertainty            0.035     1.486    
    SLICE_X91Y87         FDPE (Hold_fdpe_C_D)         0.092     1.578    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.963%)  route 0.152ns (45.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.264     2.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.141     2.442 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.152     2.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_BITSLIP
    SLICE_X113Y97        LUT4 (Prop_lut4_I0_O)        0.045     2.640 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1/O
                         net (fo=1, routed)           0.000     2.640    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1_n_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.035     1.464    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.092     1.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.372%)  route 0.155ns (48.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.324    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDPE (Prop_fdpe_C_Q)         0.164     2.488 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.155     2.643    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_FIFO_RESET
    SLICE_X103Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.324     1.451    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X103Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.451    
                         clock uncertainty            0.035     1.487    
    SLICE_X103Y88        FDPE (Hold_fdpe_C_D)         0.072     1.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.264     2.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.141     2.442 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.155     2.597    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_INC
    SLICE_X113Y97        LUT4 (Prop_lut4_I0_O)        0.045     2.642 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1/O
                         net (fo=1, routed)           0.000     2.642    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1_n_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.035     1.464    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.092     1.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.062%)  route 0.145ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.324    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X94Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.488 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.145     2.633    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_FIFO_RESET
    SLICE_X92Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.325     1.452    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X92Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.452    
                         clock uncertainty            0.035     1.488    
    SLICE_X92Y88         FDPE (Hold_fdpe_C_D)         0.059     1.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.322    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X90Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDCE (Prop_fdce_C_Q)         0.164     2.486 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.146     2.632    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_INC
    SLICE_X91Y85         LUT4 (Prop_lut4_I0_O)        0.045     2.677 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3/O
                         net (fo=1, routed)           0.000     2.677    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3_n_0
    SLICE_X91Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.322     1.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X91Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.449    
                         clock uncertainty            0.035     1.485    
    SLICE_X91Y85         FDCE (Hold_fdce_C_D)         0.091     1.576    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.173%)  route 0.150ns (41.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.322    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X90Y86         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         FDCE (Prop_fdce_C_Q)         0.164     2.486 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.150     2.637    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_CE
    SLICE_X91Y87         LUT4 (Prop_lut4_I0_O)        0.045     2.682 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3/O
                         net (fo=1, routed)           0.000     2.682    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3_n_0
    SLICE_X91Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.323     1.450    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X91Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.450    
                         clock uncertainty            0.035     1.486    
    SLICE_X91Y87         FDCE (Hold_fdce_C_D)         0.092     1.578    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  1.104    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        7.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.642ns (36.247%)  route 1.129ns (63.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 16.574 - 13.460 ) 
    Source Clock Delay      (SCD):    7.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.872     7.599    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y23        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDCE (Prop_fdce_C_Q)         0.518     8.117 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.129     9.246    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/SAMPLEINFIRSTBIT36_out
    SLICE_X104Y21        LUT4 (Prop_lut4_I2_O)        0.124     9.370 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.370    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0_n_0
    SLICE_X104Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812    16.574    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X104Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.574    
                         clock uncertainty           -0.035    16.539    
    SLICE_X104Y21        FDCE (Setup_fdce_C_D)        0.077    16.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.518ns (34.170%)  route 0.998ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 16.577 - 13.460 ) 
    Source Clock Delay      (SCD):    7.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.884     7.611    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X98Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDCE (Prop_fdce_C_Q)         0.518     8.129 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.998     9.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/REQ_reg[0]
    SLICE_X103Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.815    16.577    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000    16.577    
                         clock uncertainty           -0.035    16.542    
    SLICE_X103Y18        FDCE (Setup_fdce_C_D)       -0.043    16.499    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.499    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.642ns (40.264%)  route 0.952ns (59.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 16.576 - 13.460 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X100Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y21        FDCE (Prop_fdce_C_Q)         0.518     8.122 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.952     9.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X105Y18        LUT4 (Prop_lut4_I0_O)        0.124     9.199 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     9.199    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X105Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814    16.576    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.576    
                         clock uncertainty           -0.035    16.541    
    SLICE_X105Y18        FDCE (Setup_fdce_C_D)        0.031    16.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.580ns (38.700%)  route 0.919ns (61.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 16.575 - 13.460 ) 
    Source Clock Delay      (SCD):    7.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.872     7.599    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X103Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y26        FDCE (Prop_fdce_C_Q)         0.456     8.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.919     8.974    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/SAMPLEINFIRSTBIT59_out
    SLICE_X103Y28        LUT4 (Prop_lut4_I2_O)        0.124     9.098 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3/O
                         net (fo=1, routed)           0.000     9.098    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3_n_0
    SLICE_X103Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813    16.575    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.575    
                         clock uncertainty           -0.035    16.540    
    SLICE_X103Y28        FDCE (Setup_fdce_C_D)        0.031    16.571    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.571    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.580ns (37.585%)  route 0.963ns (62.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 16.522 - 13.460 ) 
    Source Clock Delay      (SCD):    7.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.546    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y37        FDCE (Prop_fdce_C_Q)         0.456     8.002 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.963     8.965    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_CE
    SLICE_X112Y39        LUT4 (Prop_lut4_I0_O)        0.124     9.089 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_i_1__1/O
                         net (fo=1, routed)           0.000     9.089    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_i_1__1_n_0
    SLICE_X112Y39        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.760    16.522    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y39        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000    16.522    
                         clock uncertainty           -0.035    16.487    
    SLICE_X112Y39        FDCE (Setup_fdce_C_D)        0.079    16.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         16.566    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.642ns (43.646%)  route 0.829ns (56.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 16.575 - 13.460 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y28        FDCE (Prop_fdce_C_Q)         0.518     8.118 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.829     8.947    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/SAMPLEINFIRSTBIT
    SLICE_X103Y28        LUT4 (Prop_lut4_I2_O)        0.124     9.071 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.071    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1_n_0
    SLICE_X103Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813    16.575    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.575    
                         clock uncertainty           -0.035    16.540    
    SLICE_X103Y28        FDCE (Setup_fdce_C_D)        0.029    16.569    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.642ns (44.237%)  route 0.809ns (55.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 16.520 - 13.460 ) 
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDCE (Prop_fdce_C_Q)         0.518     8.063 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.809     8.872    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_CE
    SLICE_X113Y12        LUT4 (Prop_lut4_I0_O)        0.124     8.996 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2/O
                         net (fo=1, routed)           0.000     8.996    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2_n_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.758    16.520    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000    16.520    
                         clock uncertainty           -0.035    16.485    
    SLICE_X113Y12        FDCE (Setup_fdce_C_D)        0.029    16.514    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         16.514    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.642ns (43.574%)  route 0.831ns (56.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 16.517 - 13.460 ) 
    Source Clock Delay      (SCD):    7.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815     7.542    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDCE (Prop_fdce_C_Q)         0.518     8.060 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.831     8.892    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_BITSLIP
    SLICE_X112Y33        LUT4 (Prop_lut4_I0_O)        0.124     9.016 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1/O
                         net (fo=1, routed)           0.000     9.016    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1_n_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.755    16.517    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.517    
                         clock uncertainty           -0.035    16.482    
    SLICE_X112Y33        FDCE (Setup_fdce_C_D)        0.079    16.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.561    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.450%)  route 0.819ns (58.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 16.520 - 13.460 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.820     7.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y11        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y11        FDCE (Prop_fdce_C_Q)         0.456     8.003 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.819     8.822    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_BITSLIP
    SLICE_X113Y12        LUT4 (Prop_lut4_I0_O)        0.124     8.946 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_i_1__2/O
                         net (fo=1, routed)           0.000     8.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_i_1__2_n_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.758    16.520    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.520    
                         clock uncertainty           -0.035    16.485    
    SLICE_X113Y12        FDCE (Setup_fdce_C_D)        0.031    16.516    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.516    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (41.990%)  route 0.801ns (58.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 16.516 - 13.460 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.456     7.997 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.801     8.798    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_INC
    SLICE_X113Y32        LUT4 (Prop_lut4_I0_O)        0.124     8.922 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1/O
                         net (fo=1, routed)           0.000     8.922    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1_n_0
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.754    16.516    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.516    
                         clock uncertainty           -0.035    16.481    
    SLICE_X113Y32        FDCE (Setup_fdce_C_D)        0.029    16.510    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.510    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  7.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.277     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X105Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y27        FDPE (Prop_fdpe_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.098     2.595    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_FIFO_RESET
    SLICE_X104Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.485    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.485    
                         clock uncertainty            0.035     1.521    
    SLICE_X104Y27        FDPE (Hold_fdpe_C_D)         0.085     1.606    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.824%)  route 0.115ns (38.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.258     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y33        FDCE (Prop_fdce_C_Q)         0.141     2.478 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.115     2.593    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_CE
    SLICE_X112Y33        LUT4 (Prop_lut4_I0_O)        0.045     2.638 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1/O
                         net (fo=1, routed)           0.000     2.638    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1_n_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty            0.035     1.502    
    SLICE_X112Y33        FDCE (Hold_fdce_C_D)         0.121     1.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.277     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X105Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.117     2.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/SAMPLEINFIRSTBIT4_out
    SLICE_X104Y21        LUT4 (Prop_lut4_I2_O)        0.045     2.658 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2_n_0
    SLICE_X104Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.313     1.486    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X104Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.486    
                         clock uncertainty            0.035     1.522    
    SLICE_X104Y21        FDCE (Hold_fdce_C_D)         0.121     1.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.254     2.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDCE (Prop_fdce_C_Q)         0.141     2.474 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.122     2.596    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_INC
    SLICE_X112Y28        LUT4 (Prop_lut4_I0_O)        0.045     2.641 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3/O
                         net (fo=1, routed)           0.000     2.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3_n_0
    SLICE_X112Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.461    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X112Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.035     1.497    
    SLICE_X112Y28        FDCE (Hold_fdce_C_D)         0.121     1.618    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.359    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X103Y20        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y20        FDPE (Prop_fdpe_C_Q)         0.141     2.500 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.127     2.627    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_FIFO_RESET
    SLICE_X103Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317     1.490    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.490    
                         clock uncertainty            0.035     1.526    
    SLICE_X103Y18        FDPE (Hold_fdpe_C_D)         0.075     1.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.245%)  route 0.104ns (35.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.260     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDCE (Prop_fdce_C_Q)         0.141     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.104     2.583    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_INC
    SLICE_X113Y38        LUT4 (Prop_lut4_I0_O)        0.045     2.628 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1/O
                         net (fo=1, routed)           0.000     2.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1_n_0
    SLICE_X113Y38        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.471    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y38        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.471    
                         clock uncertainty            0.035     1.507    
    SLICE_X113Y38        FDCE (Hold_fdce_C_D)         0.092     1.599    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.251     2.330    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y23        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y23        FDCE (Prop_fdce_C_Q)         0.141     2.471 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.134     2.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/REQ_reg[0]
    SLICE_X113Y24        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.457    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y24        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.457    
                         clock uncertainty            0.035     1.493    
    SLICE_X113Y24        FDCE (Hold_fdce_C_D)         0.070     1.563    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.121     2.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_RESET
    SLICE_X112Y28        LUT5 (Prop_lut5_I0_O)        0.045     2.662 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3/O
                         net (fo=1, routed)           0.000     2.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3_n_0
    SLICE_X112Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.461    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X112Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.035     1.497    
    SLICE_X112Y28        FDPE (Hold_fdpe_C_D)         0.121     1.618    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.257     2.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.141     2.477 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.141     2.618    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/D[0]
    SLICE_X111Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty            0.035     1.502    
    SLICE_X111Y33        FDCE (Hold_fdce_C_D)         0.070     1.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        FDCE (Prop_fdce_C_Q)         0.164     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.094     2.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_CE
    SLICE_X113Y27        LUT4 (Prop_lut4_I0_O)        0.045     2.635 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3/O
                         net (fo=1, routed)           0.000     2.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3_n_0
    SLICE_X113Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.035     1.496    
    SLICE_X113Y27        FDCE (Hold_fdce_C_D)         0.092     1.588    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        5.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 0.419ns (7.422%)  route 5.227ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 16.628 - 13.460 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819     3.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y12        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDPE (Prop_fdpe_C_Q)         0.419     3.748 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.227     8.974    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y2          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    16.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.836    
                         clock uncertainty           -0.035    16.801    
    RAMB18_X5Y2          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.540    14.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.419ns (8.433%)  route 4.550ns (91.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 16.613 - 13.460 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.876     3.386    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDPE (Prop_fdpe_C_Q)         0.419     3.805 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.550     8.354    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    16.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.821    
                         clock uncertainty           -0.035    16.786    
    RAMB18_X5Y10         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    14.243    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.456ns (9.329%)  route 4.432ns (90.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.623 - 13.460 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.882     3.392    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDPE (Prop_fdpe_C_Q)         0.456     3.848 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.432     8.280    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.861    16.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.869    
                         clock uncertainty           -0.035    16.834    
    RAMB18_X5Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.419ns (9.400%)  route 4.039ns (90.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 16.621 - 13.460 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.879     3.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDPE (Prop_fdpe_C_Q)         0.419     3.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.039     7.846    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y6          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.621    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y6          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.829    
                         clock uncertainty           -0.035    16.794    
    RAMB18_X5Y6          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.540    14.254    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.518ns (11.522%)  route 3.978ns (88.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.399    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X98Y39         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDPE (Prop_fdpe_C_Q)         0.518     3.917 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.978     7.895    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.435    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  6.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.164ns (8.385%)  route 1.792ns (91.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.159    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X98Y39         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDPE (Prop_fdpe_C_Q)         0.164     1.323 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.792     3.115    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.368     1.542    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.241    
    RAMB18_X4Y16         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.652    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.128ns (6.703%)  route 1.782ns (93.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.282     1.154    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDPE (Prop_fdpe_C_Q)         0.128     1.282 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.782     3.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y6          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.360     1.534    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y6          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.233    
    RAMB18_X5Y6          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.141ns (6.839%)  route 1.921ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.283     1.155    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDPE (Prop_fdpe_C_Q)         0.141     1.296 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.921     3.217    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.213    
    RAMB18_X5Y14         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.624    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.775ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.128ns (5.803%)  route 2.078ns (94.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.151    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDPE (Prop_fdpe_C_Q)         0.128     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.078     3.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.526    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.225    
    RAMB18_X5Y10         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.582    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.950ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.128ns (5.299%)  route 2.288ns (94.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.260     1.132    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y12        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDPE (Prop_fdpe_C_Q)         0.128     1.260 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.288     3.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y2          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.367     1.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.240    
    RAMB18_X5Y2          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  2.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 0.456ns (7.033%)  route 6.028ns (92.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 16.667 - 13.460 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.028     9.836    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.950    16.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.874    
                         clock uncertainty           -0.035    16.839    
    RAMB18_X3Y36         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.471    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.518ns (8.698%)  route 5.437ns (91.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 16.586 - 13.460 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X100Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.518     3.871 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.437     9.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y38         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.869    16.586    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y38         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.793    
                         clock uncertainty           -0.035    16.758    
    RAMB18_X4Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.390    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.419ns (7.219%)  route 5.386ns (92.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.772 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.386     9.157    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    14.287    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.419ns (7.922%)  route 4.870ns (92.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 16.578 - 13.460 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887     3.351    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X103Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDPE (Prop_fdpe_C_Q)         0.419     3.770 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.870     8.639    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.861    16.578    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.785    
                         clock uncertainty           -0.035    16.750    
    RAMB18_X5Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.541    14.209    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 0.456ns (9.432%)  route 4.379ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 16.581 - 13.460 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.379     8.187    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.864    16.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.788    
                         clock uncertainty           -0.035    16.753    
    RAMB18_X4Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.385    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  6.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.141ns (7.062%)  route 1.856ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.256 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.856     3.111    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.364     1.492    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.191    
    RAMB18_X4Y34         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.602    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.128ns (5.639%)  route 2.142ns (94.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X103Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDPE (Prop_fdpe_C_Q)         0.128     1.242 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.142     3.384    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.490    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.189    
    RAMB18_X5Y34         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.953ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.128ns (5.297%)  route 2.289ns (94.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.128     1.243 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.289     3.531    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.394     1.522    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.221    
    RAMB18_X3Y32         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.578    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.009ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.164ns (6.557%)  route 2.337ns (93.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X100Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.337     3.616    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y38         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.369     1.497    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y38         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X4Y38         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.607    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.066ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.141ns (5.441%)  route 2.451ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.256 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.451     3.706    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.402     1.530    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.229    
    RAMB18_X3Y36         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.640    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  3.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.456ns (12.395%)  route 3.223ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.223     5.322    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.525    21.525    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.014    21.539    
                         clock uncertainty           -0.302    21.237    
    SLICE_X55Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    20.878    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.456ns (12.395%)  route 3.223ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.223     5.322    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.525    21.525    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.014    21.539    
                         clock uncertainty           -0.302    21.237    
    SLICE_X55Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    20.878    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.456ns (12.395%)  route 3.223ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.223     5.322    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.525    21.525    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.014    21.539    
                         clock uncertainty           -0.302    21.237    
    SLICE_X55Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    20.878    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.456ns (12.395%)  route 3.223ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.223     5.322    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.525    21.525    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.014    21.539    
                         clock uncertainty           -0.302    21.237    
    SLICE_X55Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    20.878    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.456ns (12.395%)  route 3.223ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.223     5.322    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.525    21.525    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.014    21.539    
                         clock uncertainty           -0.302    21.237    
    SLICE_X55Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    20.878    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.744ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.210%)  route 2.996ns (86.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.996     5.095    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X57Y64         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.532    21.532    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X57Y64         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[5]/C
                         clock pessimism              0.014    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.839    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.839    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 15.744    

Slack (MET) :             15.744ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.210%)  route 2.996ns (86.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.996     5.095    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X57Y64         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.532    21.532    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X57Y64         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[6]/C
                         clock pessimism              0.014    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.839    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         20.839    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 15.744    

Slack (MET) :             15.744ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.210%)  route 2.996ns (86.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.996     5.095    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X57Y64         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.532    21.532    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X57Y64         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[7]/C
                         clock pessimism              0.014    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.839    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         20.839    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 15.744    

Slack (MET) :             15.744ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.456ns (13.210%)  route 2.996ns (86.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.996     5.095    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X57Y64         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.532    21.532    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X57Y64         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[8]/C
                         clock pessimism              0.014    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.839    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         20.839    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 15.744    

Slack (MET) :             15.882ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.456ns (13.761%)  route 2.858ns (86.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.643     1.643    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     2.099 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.858     4.957    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X57Y63         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        1.532    21.532    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X57Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]/C
                         clock pessimism              0.014    21.546    
                         clock uncertainty           -0.302    21.244    
    SLICE_X57Y63         FDCE (Recov_fdce_C_CLR)     -0.405    20.839    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.839    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                 15.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.682%)  route 0.319ns (69.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.539     0.539    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.680 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.319     0.998    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.811     0.811    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[24]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X48Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.682%)  route 0.319ns (69.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.539     0.539    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.680 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.319     0.998    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.811     0.811    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[25]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X48Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.682%)  route 0.319ns (69.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.539     0.539    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.680 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.319     0.998    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.811     0.811    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[8]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X48Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.822    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.822    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.822    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.822    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.822    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.822    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     0.485    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.434%)  route 0.373ns (72.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.539     0.539    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.680 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.373     1.053    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6978, routed)        0.809     0.809    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.580ns (11.939%)  route 4.278ns (88.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.527     6.601    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.659     8.389    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     8.504    
                         clock uncertainty           -0.111     8.393    
    SLICE_X5Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     8.034    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.580ns (11.939%)  route 4.278ns (88.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.527     6.601    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.659     8.389    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     8.504    
                         clock uncertainty           -0.111     8.393    
    SLICE_X5Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     8.034    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.580ns (11.939%)  route 4.278ns (88.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.527     6.601    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.659     8.389    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     8.504    
                         clock uncertainty           -0.111     8.393    
    SLICE_X5Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     8.034    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.580ns (11.939%)  route 4.278ns (88.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.527     6.601    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.659     8.389    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     8.504    
                         clock uncertainty           -0.111     8.393    
    SLICE_X5Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     8.034    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.580ns (16.920%)  route 2.848ns (83.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 8.254 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         1.097     5.171    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.524     8.254    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.000     8.254    
                         clock uncertainty           -0.111     8.143    
    SLICE_X30Y58         FDPE (Recov_fdpe_C_PRE)     -0.361     7.782    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.580ns (16.920%)  route 2.848ns (83.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 8.254 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         1.097     5.171    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.524     8.254    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.000     8.254    
                         clock uncertainty           -0.111     8.143    
    SLICE_X30Y58         FDPE (Recov_fdpe_C_PRE)     -0.319     7.824    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 8.254 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         0.835     4.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X29Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.524     8.254    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.000     8.254    
                         clock uncertainty           -0.111     8.143    
    SLICE_X29Y58         FDPE (Recov_fdpe_C_PRE)     -0.359     7.784    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 8.254 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         0.835     4.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X29Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.524     8.254    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.000     8.254    
                         clock uncertainty           -0.111     8.143    
    SLICE_X29Y58         FDPE (Recov_fdpe_C_PRE)     -0.359     7.784    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 8.254 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         0.835     4.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X29Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.524     8.254    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.000     8.254    
                         clock uncertainty           -0.111     8.143    
    SLICE_X29Y58         FDPE (Recov_fdpe_C_PRE)     -0.359     7.784    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.320%)  route 2.586ns (81.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 8.254 - 6.730 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.743     1.743    fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  fmc_imageon_gs_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.751     3.950    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.074 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         0.835     4.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X29Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       1.524     8.254    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.000     8.254    
                         clock uncertainty           -0.111     8.143    
    SLICE_X29Y58         FDPE (Recov_fdpe_C_PRE)     -0.359     7.784    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  2.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.879%)  route 0.335ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y57         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.736 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.335     1.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y49         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.859     0.859    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.879%)  route 0.335ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y57         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.736 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.335     1.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y49         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.859     0.859    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.879%)  route 0.335ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y57         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.736 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.335     1.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y49         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.859     0.859    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.879%)  route 0.335ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y57         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.736 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.335     1.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y49         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.859     0.859    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.879%)  route 0.335ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y57         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.736 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.335     1.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y49         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.859     0.859    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     0.764    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.909%)  route 0.152ns (48.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.576     0.576    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y54         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.164     0.740 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.152     0.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y50         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.844     0.844    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y50         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.067     0.543    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.909%)  route 0.152ns (48.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.576     0.576    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y54         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.164     0.740 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.152     0.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y50         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.844     0.844    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y50         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.067     0.543    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.909%)  route 0.152ns (48.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.576     0.576    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y54         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.164     0.740 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.152     0.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y50         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.844     0.844    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y50         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.067     0.543    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.909%)  route 0.152ns (48.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.576     0.576    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y54         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.164     0.740 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.152     0.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y50         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.844     0.844    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y50         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.067     0.543    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.909%)  route 0.152ns (48.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.576     0.576    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y54         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.164     0.740 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.152     0.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y50         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22393, routed)       0.844     0.844    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y50         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.067     0.543    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_l
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        2.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.518ns (16.054%)  route 2.709ns (83.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 11.614 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968     5.581    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518     6.099 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.709     8.807    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.543    11.614    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.285    11.899    
                         clock uncertainty           -0.035    11.864    
    SLICE_X80Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    11.505    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.518ns (16.054%)  route 2.709ns (83.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 11.614 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968     5.581    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518     6.099 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.709     8.807    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.543    11.614    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.285    11.899    
                         clock uncertainty           -0.035    11.864    
    SLICE_X80Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    11.505    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.518ns (20.339%)  route 2.029ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.029     7.864    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X95Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X95Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.518ns (20.339%)  route 2.029ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.029     7.864    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X95Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X95Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.518ns (20.339%)  route 2.029ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.029     7.864    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X95Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X95Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.518ns (20.339%)  route 2.029ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.029     7.864    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X95Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X95Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.518ns (20.339%)  route 2.029ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.029     7.864    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X95Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X95Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.518ns (21.890%)  route 1.848ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.662 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.848     7.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.591    11.662    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X96Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism              0.386    12.048    
                         clock uncertainty           -0.035    12.012    
    SLICE_X96Y74         FDCE (Recov_fdce_C_CLR)     -0.361    11.651    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.518ns (21.890%)  route 1.848ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.662 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.848     7.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.591    11.662    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X96Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism              0.386    12.048    
                         clock uncertainty           -0.035    12.012    
    SLICE_X96Y74         FDCE (Recov_fdce_C_CLR)     -0.319    11.693    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.518ns (22.957%)  route 1.738ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.662 - 6.730 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.704     5.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.518     5.835 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.738     7.573    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X94Y75         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.591    11.662    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                         clock pessimism              0.386    12.048    
                         clock uncertainty           -0.035    12.012    
    SLICE_X94Y75         FDCE (Recov_fdce_C_CLR)     -0.361    11.651    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.218%)  route 0.156ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.156     1.975    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.622     1.687    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.218%)  route 0.156ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.156     1.975    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.622     1.687    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.218%)  route 0.156ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.156     1.975    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/C
                         clock pessimism             -0.622     1.687    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.218%)  route 0.156ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.156     1.975    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.622     1.687    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.852%)  route 0.146ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.146     1.965    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.838     2.309    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/C
                         clock pessimism             -0.642     1.668    
    SLICE_X88Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.576    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.852%)  route 0.146ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.146     1.965    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.838     2.309    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/C
                         clock pessimism             -0.642     1.668    
    SLICE_X88Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.576    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.852%)  route 0.146ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.146     1.965    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.838     2.309    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]/C
                         clock pessimism             -0.642     1.668    
    SLICE_X88Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.576    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.743%)  route 0.153ns (48.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.153     1.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y75         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.642     1.667    
    SLICE_X87Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.743%)  route 0.153ns (48.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.153     1.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y75         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.642     1.667    
    SLICE_X87Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.743%)  route 0.153ns (48.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.571     1.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.819 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.153     1.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y75         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.642     1.667    
    SLICE_X87Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.456ns (17.259%)  route 2.186ns (82.741%))
  Logic Levels:           0  
  Clock Path Skew:        -2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.186    10.209    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X83Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.271    11.874    
                         clock uncertainty           -0.035    11.839    
    SLICE_X83Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    11.480    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.456ns (17.259%)  route 2.186ns (82.741%))
  Logic Levels:           0  
  Clock Path Skew:        -2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.186    10.209    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X83Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.271    11.874    
                         clock uncertainty           -0.035    11.839    
    SLICE_X83Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    11.480    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  1.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.141ns (12.852%)  route 0.956ns (87.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.289     2.326    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.141     2.467 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         0.956     3.423    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X83Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.387     1.923    
    SLICE_X83Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.828    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.141ns (12.852%)  route 0.956ns (87.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.289     2.326    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.141     2.467 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         0.956     3.423    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X83Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.387     1.923    
    SLICE_X83Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.828    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_r
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        3.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.419ns (13.762%)  route 2.626ns (86.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.626     8.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X71Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.386    12.036    
                         clock uncertainty           -0.035    12.000    
    SLICE_X71Y27         FDCE (Recov_fdce_C_CLR)     -0.580    11.420    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.419ns (13.762%)  route 2.626ns (86.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.626     8.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X71Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism              0.386    12.036    
                         clock uncertainty           -0.035    12.000    
    SLICE_X71Y27         FDCE (Recov_fdce_C_CLR)     -0.580    11.420    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.419ns (13.762%)  route 2.626ns (86.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.626     8.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X71Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.386    12.036    
                         clock uncertainty           -0.035    12.000    
    SLICE_X71Y27         FDCE (Recov_fdce_C_CLR)     -0.580    11.420    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.419ns (13.762%)  route 2.626ns (86.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.626     8.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X71Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/C
                         clock pessimism              0.386    12.036    
                         clock uncertainty           -0.035    12.000    
    SLICE_X71Y27         FDCE (Recov_fdce_C_CLR)     -0.580    11.420    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.419ns (14.870%)  route 2.399ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.399     8.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X68Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism              0.386    12.033    
                         clock uncertainty           -0.035    11.997    
    SLICE_X68Y25         FDCE (Recov_fdce_C_CLR)     -0.580    11.417    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.419ns (14.870%)  route 2.399ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.399     8.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X68Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/C
                         clock pessimism              0.386    12.033    
                         clock uncertainty           -0.035    11.997    
    SLICE_X68Y25         FDCE (Recov_fdce_C_CLR)     -0.580    11.417    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.419ns (14.870%)  route 2.399ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.399     8.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X68Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/C
                         clock pessimism              0.386    12.033    
                         clock uncertainty           -0.035    11.997    
    SLICE_X68Y25         FDCE (Recov_fdce_C_CLR)     -0.580    11.417    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.419ns (14.870%)  route 2.399ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.399     8.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X68Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/C
                         clock pessimism              0.386    12.033    
                         clock uncertainty           -0.035    11.997    
    SLICE_X68Y25         FDCE (Recov_fdce_C_CLR)     -0.580    11.417    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.419ns (14.870%)  route 2.399ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.399     8.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X68Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/C
                         clock pessimism              0.386    12.033    
                         clock uncertainty           -0.035    11.997    
    SLICE_X68Y25         FDCE (Recov_fdce_C_CLR)     -0.580    11.417    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.419ns (14.870%)  route 2.399ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.285    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419     5.704 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.399     8.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X68Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                         clock pessimism              0.386    12.033    
                         clock uncertainty           -0.035    11.997    
    SLICE_X68Y25         FDCE (Recov_fdce_C_CLR)     -0.580    11.417    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     1.942    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Q[0]
    SLICE_X50Y28         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.811     2.319    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X50Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.639     1.680    
    SLICE_X50Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     1.942    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X50Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.811     2.319    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.639     1.680    
    SLICE_X50Y28         FDPE (Remov_fdpe_C_PRE)     -0.071     1.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     1.942    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X50Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.811     2.319    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.639     1.680    
    SLICE_X50Y28         FDPE (Remov_fdpe_C_PRE)     -0.071     1.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     1.942    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X51Y28         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.811     2.319    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.639     1.680    
    SLICE_X51Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.588    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     1.942    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X51Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.811     2.319    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.639     1.680    
    SLICE_X51Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.585    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.639     1.679    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.639     1.679    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.639     1.679    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.639     1.679    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.547     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.810     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.639     1.679    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.749%)  route 2.400ns (82.251%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.400    10.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y17         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.550    11.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y17         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.272    11.930    
                         clock uncertainty           -0.035    11.895    
    SLICE_X78Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    11.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.749%)  route 2.400ns (82.251%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.400    10.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y17         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.550    11.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y17         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.272    11.930    
                         clock uncertainty           -0.035    11.895    
    SLICE_X78Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    11.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.164ns (13.126%)  route 1.085ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.085     3.639    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y17         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.847     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y17         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.388     1.968    
    SLICE_X78Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.164ns (13.126%)  route 1.085ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.085     3.639    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y17         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.847     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y17         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.388     1.968    
    SLICE_X78Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.767    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        5.646ns  (logic 0.419ns (7.422%)  route 5.227ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 33.906 - 26.920 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 16.789 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819    16.789    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y12        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDPE (Prop_fdpe_C_Q)         0.419    17.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.227    22.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y2          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.858    33.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.906    
                         clock uncertainty           -0.035    33.871    
    RAMB18_X5Y2          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.540    31.331    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.331    
                         arrival time                         -22.434    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        4.969ns  (logic 0.419ns (8.433%)  route 4.550ns (91.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 33.897 - 26.920 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 16.846 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.876    16.846    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDPE (Prop_fdpe_C_Q)         0.419    17.265 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.550    21.814    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.849    33.897    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.897    
                         clock uncertainty           -0.035    33.862    
    RAMB18_X5Y10         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.543    31.319    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.319    
                         arrival time                         -21.814    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.763ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        4.888ns  (logic 0.456ns (9.329%)  route 4.432ns (90.671%))
  Logic Levels:           0  
  Clock Path Skew:        3.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 33.906 - 26.920 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 16.852 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.882    16.852    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDPE (Prop_fdpe_C_Q)         0.456    17.308 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.432    21.740    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.858    33.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.906    
                         clock uncertainty           -0.035    33.871    
    RAMB18_X5Y14         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.503    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.503    
                         arrival time                         -21.740    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             10.016ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        4.458ns  (logic 0.419ns (9.400%)  route 4.039ns (90.600%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 33.897 - 26.920 ) 
    Source Clock Delay      (SCD):    3.389ns = ( 16.849 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.879    16.849    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDPE (Prop_fdpe_C_Q)         0.419    17.268 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.039    21.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y6          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.849    33.897    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y6          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.897    
                         clock uncertainty           -0.035    33.862    
    RAMB18_X5Y6          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.540    31.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.322    
                         arrival time                         -21.306    
  -------------------------------------------------------------------
                         slack                                 10.016    

Slack (MET) :             10.153ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        4.496ns  (logic 0.518ns (11.522%)  route 3.978ns (88.478%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 33.911 - 26.920 ) 
    Source Clock Delay      (SCD):    3.399ns = ( 16.859 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.859    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X98Y39         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDPE (Prop_fdpe_C_Q)         0.518    17.377 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.978    21.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.863    33.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.911    
                         clock uncertainty           -0.035    33.876    
    RAMB18_X4Y16         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.508    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.508    
                         arrival time                         -21.355    
  -------------------------------------------------------------------
                         slack                                 10.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.418ns (10.946%)  route 3.401ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        4.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.661ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.825     3.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X98Y39         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDPE (Prop_fdpe_C_Q)         0.418     3.545 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.401     6.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.933     7.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     7.661    
                         clock uncertainty            0.035     7.696    
    RAMB18_X4Y16         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.957     6.739    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -6.739    
                         arrival time                           6.946    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.337ns (8.926%)  route 3.439ns (91.074%))
  Logic Levels:           0  
  Clock Path Skew:        4.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.646ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.815     3.117    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDPE (Prop_fdpe_C_Q)         0.337     3.454 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.439     6.893    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y6          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.918     7.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y6          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     7.646    
                         clock uncertainty            0.035     7.681    
    RAMB18_X5Y6          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -1.096     6.585    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.141ns (6.839%)  route 1.921ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.283     1.155    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDPE (Prop_fdpe_C_Q)         0.141     1.296 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.921     3.217    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.365     3.270    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.270    
                         clock uncertainty            0.035     3.306    
    RAMB18_X5Y14         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.128ns (5.803%)  route 2.078ns (94.197%))
  Logic Levels:           0  
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.151    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDPE (Prop_fdpe_C_Q)         0.128     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.078     3.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.035     3.296    
    RAMB18_X5Y10         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.643     2.653    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.128ns (5.299%)  route 2.288ns (94.701%))
  Logic Levels:           0  
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.260     1.132    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y12        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDPE (Prop_fdpe_C_Q)         0.128     1.260 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.288     3.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y2          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.366     3.271    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.271    
                         clock uncertainty            0.035     3.307    
    RAMB18_X5Y2          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.642     2.665    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_r
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.297ns  (logic 0.419ns (9.750%)  route 3.878ns (90.250%))
  Logic Levels:           0  
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.027ns = ( 33.947 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.878    29.772    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y30         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    33.947    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.272    34.219    
                         clock uncertainty           -0.035    34.183    
    SLICE_X55Y30         FDPE (Recov_fdpe_C_PRE)     -0.534    33.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.649    
                         arrival time                         -29.772    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.297ns  (logic 0.419ns (9.750%)  route 3.878ns (90.250%))
  Logic Levels:           0  
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.027ns = ( 33.947 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.878    29.772    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X55Y30         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    33.947    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.272    34.219    
                         clock uncertainty           -0.035    34.183    
    SLICE_X55Y30         FDPE (Recov_fdpe_C_PRE)     -0.534    33.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.649    
                         arrival time                         -29.772    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.104ns  (logic 0.419ns (10.211%)  route 3.685ns (89.789%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.020ns = ( 33.940 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.685    29.578    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y26         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892    33.940    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.272    34.212    
                         clock uncertainty           -0.035    34.176    
    SLICE_X79Y26         FDCE (Recov_fdce_C_CLR)     -0.580    33.596    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         33.596    
                         arrival time                         -29.578    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.104ns  (logic 0.419ns (10.211%)  route 3.685ns (89.789%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.020ns = ( 33.940 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.685    29.578    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y26         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892    33.940    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism              0.272    34.212    
                         clock uncertainty           -0.035    34.176    
    SLICE_X79Y26         FDCE (Recov_fdce_C_CLR)     -0.580    33.596    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         33.596    
                         arrival time                         -29.578    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.072ns  (logic 0.419ns (10.289%)  route 3.653ns (89.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.653    29.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.580    33.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         33.591    
                         arrival time                         -29.547    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.072ns  (logic 0.419ns (10.289%)  route 3.653ns (89.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.653    29.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.580    33.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         33.591    
                         arrival time                         -29.547    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.072ns  (logic 0.419ns (10.289%)  route 3.653ns (89.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.653    29.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.580    33.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         33.591    
                         arrival time                         -29.547    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.072ns  (logic 0.419ns (10.289%)  route 3.653ns (89.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.653    29.547    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.580    33.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         33.591    
                         arrival time                         -29.547    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.950ns  (logic 0.419ns (10.606%)  route 3.531ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.531    29.425    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X83Y25         FDCE (Recov_fdce_C_CLR)     -0.580    33.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         33.591    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        3.950ns  (logic 0.419ns (10.606%)  route 3.531ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    5.285ns = ( 25.475 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635    25.475    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.419    25.894 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.531    29.425    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism              0.272    34.207    
                         clock uncertainty           -0.035    34.171    
    SLICE_X83Y25         FDCE (Recov_fdce_C_CLR)     -0.580    33.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         33.591    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                  4.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.128ns (8.149%)  route 1.443ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.443     3.235    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X83Y27         FDCE (Remov_fdce_C_CLR)     -0.146     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.128ns (8.149%)  route 1.443ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.443     3.235    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X83Y27         FDCE (Remov_fdce_C_CLR)     -0.146     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.128ns (8.149%)  route 1.443ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.443     3.235    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X83Y27         FDCE (Remov_fdce_C_CLR)     -0.146     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.128ns (8.149%)  route 1.443ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.443     3.235    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X83Y27         FDCE (Remov_fdce_C_CLR)     -0.146     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.128ns (7.630%)  route 1.549ns (92.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.549     3.342    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.349     3.254    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.388     2.866    
    SLICE_X56Y28         FDPE (Remov_fdpe_C_PRE)     -0.149     2.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.128ns (7.630%)  route 1.549ns (92.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.549     3.342    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.349     3.254    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.388     2.866    
    SLICE_X56Y28         FDPE (Remov_fdpe_C_PRE)     -0.149     2.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.128ns (7.630%)  route 1.549ns (92.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.549     3.342    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.349     3.254    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.388     2.866    
    SLICE_X56Y28         FDPE (Remov_fdpe_C_PRE)     -0.149     2.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.128ns (7.519%)  route 1.574ns (92.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.574     3.367    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y26         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.246    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism             -0.388     2.858    
    SLICE_X83Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.712    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.128ns (7.519%)  route 1.574ns (92.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.574     3.367    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y26         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.246    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism             -0.388     2.858    
    SLICE_X83Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.712    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.128ns (7.519%)  route 1.574ns (92.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.544     1.664    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X52Y26         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.792 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.574     3.367    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X83Y26         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.246    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X83Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism             -0.388     2.858    
    SLICE_X83Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.712    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       22.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.518ns (13.650%)  route 3.277ns (86.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 33.865 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.277    11.485    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X93Y21         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    33.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    34.488    
                         clock uncertainty           -0.035    34.453    
    SLICE_X93Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    34.094    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.094    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.518ns (13.650%)  route 3.277ns (86.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 33.865 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.277    11.485    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X93Y21         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    33.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    34.488    
                         clock uncertainty           -0.035    34.453    
    SLICE_X93Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    34.094    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.094    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             23.292ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.518ns (16.283%)  route 2.663ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.663    10.871    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X85Y24         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    34.558    
                         clock uncertainty           -0.035    34.523    
    SLICE_X85Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    34.164    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         34.164    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                 23.292    

Slack (MET) :             23.292ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.518ns (16.283%)  route 2.663ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.663    10.871    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X85Y24         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    34.558    
                         clock uncertainty           -0.035    34.523    
    SLICE_X85Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    34.164    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         34.164    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                 23.292    

Slack (MET) :             23.292ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.518ns (16.283%)  route 2.663ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 33.935 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.663    10.871    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X85Y24         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.887    33.935    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    34.558    
                         clock uncertainty           -0.035    34.523    
    SLICE_X85Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    34.164    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         34.164    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                 23.292    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.518ns (22.521%)  route 1.782ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.518     8.122 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.782     9.904    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y15         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X89Y15         FDCE (Recov_fdce_C_CLR)     -0.405    34.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         34.127    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.518ns (22.521%)  route 1.782ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.518     8.122 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.782     9.904    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y15         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X89Y15         FDCE (Recov_fdce_C_CLR)     -0.405    34.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         34.127    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.518ns (22.521%)  route 1.782ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.518     8.122 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.782     9.904    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y15         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X89Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X89Y15         FDCE (Recov_fdce_C_CLR)     -0.405    34.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         34.127    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.358ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.518ns (23.915%)  route 1.648ns (76.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.518     8.122 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.648     9.770    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y14         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X88Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                         clock pessimism              0.623    34.568    
                         clock uncertainty           -0.035    34.533    
    SLICE_X88Y14         FDCE (Recov_fdce_C_CLR)     -0.405    34.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         34.128    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                 24.358    

Slack (MET) :             24.358ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.518ns (23.915%)  route 1.648ns (76.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.518     8.122 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.648     9.770    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y14         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X88Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                         clock pessimism              0.623    34.568    
                         clock uncertainty           -0.035    34.533    
    SLICE_X88Y14         FDCE (Recov_fdce_C_CLR)     -0.405    34.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         34.128    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                 24.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     2.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     2.532 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.746    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y27         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.849     2.404    
    SLICE_X54Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     2.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.094%)  route 0.191ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.305     2.384    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDPE (Prop_fdpe_C_Q)         0.128     2.512 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.191     2.703    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X86Y24         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.338     3.243    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.841     2.402    
    SLICE_X86Y24         FDPE (Remov_fdpe_C_PRE)     -0.125     2.277    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     2.393    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDPE (Prop_fdpe_C_Q)         0.128     2.521 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     2.699    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y29         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y29         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.849     2.406    
    SLICE_X55Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     2.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        6.484ns  (logic 0.456ns (7.033%)  route 6.028ns (92.967%))
  Logic Levels:           0  
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 16.813 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.456    17.269 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.028    23.296    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.945    33.943    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.943    
                         clock uncertainty           -0.035    33.908    
    RAMB18_X3Y36         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.540    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.540    
                         arrival time                         -23.296    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.955ns  (logic 0.518ns (8.698%)  route 5.437ns (91.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 33.862 - 26.920 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 16.813 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X100Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.518    17.331 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.437    22.768    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y38         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.864    33.862    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y38         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.862    
                         clock uncertainty           -0.035    33.827    
    RAMB18_X4Y38         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.459    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.459    
                         arrival time                         -22.768    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.805ns  (logic 0.419ns (7.219%)  route 5.386ns (92.781%))
  Logic Levels:           0  
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 33.937 - 26.920 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 16.813 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.419    17.232 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.386    22.617    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.939    33.937    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.937    
                         clock uncertainty           -0.035    33.902    
    RAMB18_X3Y32         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.543    31.359    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.359    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        5.289ns  (logic 0.419ns (7.922%)  route 4.870ns (92.078%))
  Logic Levels:           0  
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.936ns = ( 33.856 - 26.920 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 16.811 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887    16.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X103Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDPE (Prop_fdpe_C_Q)         0.419    17.230 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.870    22.099    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.858    33.856    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.856    
                         clock uncertainty           -0.035    33.821    
    RAMB18_X5Y34         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.541    31.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.280    
                         arrival time                         -22.099    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.808ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        4.835ns  (logic 0.456ns (9.432%)  route 4.379ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.939ns = ( 33.859 - 26.920 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 16.813 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.456    17.269 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.379    21.647    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.861    33.859    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.859    
                         clock uncertainty           -0.035    33.824    
    RAMB18_X4Y34         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.456    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.456    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                  9.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.141ns (7.062%)  route 1.856ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.256 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.856     3.111    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.232    
                         clock uncertainty            0.035     3.268    
    RAMB18_X4Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.679    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.128ns (5.639%)  route 2.142ns (94.361%))
  Logic Levels:           0  
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X103Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDPE (Prop_fdpe_C_Q)         0.128     1.242 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.142     3.384    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.365     3.230    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.230    
                         clock uncertainty            0.035     3.266    
    RAMB18_X5Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.642     2.624    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.128ns (5.297%)  route 2.289ns (94.703%))
  Logic Levels:           0  
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.128     1.243 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.289     3.531    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.396     3.261    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.035     3.297    
    RAMB18_X3Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.643     2.654    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.164ns (6.557%)  route 2.337ns (93.443%))
  Logic Levels:           0  
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X100Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.337     3.616    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y38         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.370     3.235    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y38         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.235    
                         clock uncertainty            0.035     3.271    
    RAMB18_X4Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.682    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.141ns (5.441%)  route 2.451ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.256 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.451     3.706    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.403     3.268    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.035     3.304    
    RAMB18_X3Y36         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.715    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.992    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_l
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.455ns  (logic 0.518ns (14.994%)  route 2.937ns (85.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 33.903 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.937    29.226    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y92         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.905    33.903    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.271    34.174    
                         clock uncertainty           -0.035    34.139    
    SLICE_X80Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    33.780    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.780    
                         arrival time                         -29.226    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.455ns  (logic 0.518ns (14.994%)  route 2.937ns (85.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 33.903 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.937    29.226    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y92         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.905    33.903    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.271    34.174    
                         clock uncertainty           -0.035    34.139    
    SLICE_X80Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    33.780    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.780    
                         arrival time                         -29.226    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.374ns  (logic 0.518ns (15.352%)  route 2.856ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.981ns = ( 33.901 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.856    29.145    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y88         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.903    33.901    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.271    34.172    
                         clock uncertainty           -0.035    34.137    
    SLICE_X80Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    33.778    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         33.778    
                         arrival time                         -29.145    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.374ns  (logic 0.518ns (15.352%)  route 2.856ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.981ns = ( 33.901 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.856    29.145    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y88         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.903    33.901    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.271    34.172    
                         clock uncertainty           -0.035    34.137    
    SLICE_X80Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    33.778    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         33.778    
                         arrival time                         -29.145    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.374ns  (logic 0.518ns (15.352%)  route 2.856ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.981ns = ( 33.901 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.856    29.145    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y88         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.903    33.901    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.271    34.172    
                         clock uncertainty           -0.035    34.137    
    SLICE_X80Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    33.778    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         33.778    
                         arrival time                         -29.145    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.162ns  (logic 0.518ns (16.382%)  route 2.644ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.905ns = ( 33.825 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.644    28.933    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    33.825    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.271    34.096    
                         clock uncertainty           -0.035    34.061    
    SLICE_X91Y96         FDCE (Recov_fdce_C_CLR)     -0.405    33.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         33.656    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.162ns  (logic 0.518ns (16.382%)  route 2.644ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.905ns = ( 33.825 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.644    28.933    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    33.825    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.271    34.096    
                         clock uncertainty           -0.035    34.061    
    SLICE_X91Y96         FDCE (Recov_fdce_C_CLR)     -0.405    33.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         33.656    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.162ns  (logic 0.518ns (16.382%)  route 2.644ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.905ns = ( 33.825 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.644    28.933    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    33.825    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.271    34.096    
                         clock uncertainty           -0.035    34.061    
    SLICE_X91Y96         FDCE (Recov_fdce_C_CLR)     -0.405    33.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         33.656    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.162ns  (logic 0.518ns (16.382%)  route 2.644ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.905ns = ( 33.825 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.644    28.933    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    33.825    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism              0.271    34.096    
                         clock uncertainty           -0.035    34.061    
    SLICE_X91Y96         FDCE (Recov_fdce_C_CLR)     -0.405    33.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         33.656    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.113ns  (logic 0.518ns (16.640%)  route 2.595ns (83.360%))
  Logic Levels:           0  
  Clock Path Skew:        1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 33.826 - 26.920 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 25.771 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.968    25.771    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.518    26.289 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.595    28.884    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y97         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    33.826    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism              0.271    34.097    
                         clock uncertainty           -0.035    34.062    
    SLICE_X91Y97         FDCE (Recov_fdce_C_CLR)     -0.405    33.657    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         33.657    
                         arrival time                         -28.884    
  -------------------------------------------------------------------
                         slack                                  4.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.164ns (15.693%)  route 0.881ns (84.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.881     2.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y99         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.164ns (15.693%)  route 0.881ns (84.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.881     2.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y99         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.164ns (15.693%)  route 0.881ns (84.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.881     2.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y99         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.164ns (15.693%)  route 0.881ns (84.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.881     2.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y99         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.783%)  route 0.945ns (85.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.945     2.877    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.783%)  route 0.945ns (85.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.945     2.877    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.783%)  route 0.945ns (85.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.945     2.877    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.783%)  route 0.945ns (85.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.945     2.877    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.328     3.193    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X91Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism             -0.387     2.806    
    SLICE_X91Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.714    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.164ns (13.472%)  route 1.053ns (86.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.053     2.985    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X87Y99         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.220    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X87Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism             -0.387     2.833    
    SLICE_X87Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.741    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.164ns (13.472%)  route 1.053ns (86.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.684     1.768    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X102Y117       FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y117       FDRE (Prop_fdre_C_Q)         0.164     1.932 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.053     2.985    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X87Y99         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.220    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X87Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism             -0.387     2.833    
    SLICE_X87Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.741    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.969ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.456ns (18.219%)  route 2.047ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.047    10.070    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 23.969    

Slack (MET) :             23.969ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.456ns (18.219%)  route 2.047ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.047    10.070    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 23.969    

Slack (MET) :             23.969ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.456ns (18.219%)  route 2.047ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.047    10.070    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y77         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 23.969    

Slack (MET) :             24.160ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.580%)  route 1.873ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.873     9.896    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X97Y78         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X97Y78         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.638    34.450    
                         clock uncertainty           -0.035    34.415    
    SLICE_X97Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    34.056    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.056    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 24.160    

Slack (MET) :             24.160ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.580%)  route 1.873ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X97Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDCE (Prop_fdce_C_Q)         0.456     8.023 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.873     9.896    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X97Y78         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X97Y78         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.638    34.450    
                         clock uncertainty           -0.035    34.415    
    SLICE_X97Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    34.056    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.056    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 24.160    

Slack (MET) :             24.617ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.580ns (31.131%)  route 1.283ns (68.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.980ns = ( 33.900 - 26.920 ) 
    Source Clock Delay      (SCD):    7.646ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.970     7.646    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.456     8.102 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     8.758    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X81Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.882 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.627     9.509    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X82Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.902    33.900    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.623    34.522    
                         clock uncertainty           -0.035    34.487    
    SLICE_X82Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    34.126    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.126    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 24.617    

Slack (MET) :             24.617ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.580ns (31.131%)  route 1.283ns (68.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.980ns = ( 33.900 - 26.920 ) 
    Source Clock Delay      (SCD):    7.646ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.970     7.646    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.456     8.102 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     8.758    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X81Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.882 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.627     9.509    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X82Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.902    33.900    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.623    34.522    
                         clock uncertainty           -0.035    34.487    
    SLICE_X82Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    34.126    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.126    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 24.617    

Slack (MET) :             24.820ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.163%)  route 1.163ns (71.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.456     8.006 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.163     9.169    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X91Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism              0.623    34.430    
                         clock uncertainty           -0.035    34.395    
    SLICE_X91Y74         FDCE (Recov_fdce_C_CLR)     -0.405    33.990    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         33.990    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 24.820    

Slack (MET) :             24.820ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.163%)  route 1.163ns (71.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.456     8.006 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.163     9.169    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X91Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                         clock pessimism              0.623    34.430    
                         clock uncertainty           -0.035    34.395    
    SLICE_X91Y74         FDCE (Recov_fdce_C_CLR)     -0.405    33.990    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         33.990    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 24.820    

Slack (MET) :             24.820ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.163%)  route 1.163ns (71.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.456     8.006 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.163     9.169    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X91Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism              0.623    34.430    
                         clock uncertainty           -0.035    34.395    
    SLICE_X91Y74         FDCE (Recov_fdce_C_CLR)     -0.405    33.990    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         33.990    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 24.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.193%)  route 0.139ns (45.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     2.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDPE (Prop_fdpe_C_Q)         0.164     2.517 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y88         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.849     2.369    
    SLICE_X82Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.302    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.193%)  route 0.139ns (45.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     2.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDPE (Prop_fdpe_C_Q)         0.164     2.517 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y88         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.849     2.369    
    SLICE_X82Y88         FDPE (Remov_fdpe_C_PRE)     -0.071     2.298    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.703%)  route 0.182ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.182     2.639    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X98Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.843     2.333    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.266    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.703%)  route 0.182ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.182     2.639    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X98Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.843     2.333    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.266    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.703%)  route 0.182ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.182     2.639    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X98Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.843     2.333    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.266    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.703%)  route 0.182ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.182     2.639    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X98Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.843     2.333    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.266    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.199     2.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     3.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.850     2.327    
    SLICE_X96Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.260    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.199     2.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     3.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.850     2.327    
    SLICE_X96Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.260    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.199     2.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     3.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.850     2.327    
    SLICE_X96Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.260    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.457 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.199     2.656    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     3.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.850     2.327    
    SLICE_X96Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.260    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.396    





