Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 30 14:42:41 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           17 |
| No           | No                    | Yes                    |              21 |            6 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              24 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                               | TestingKeyboard/read4_out                |                1 |              1 |
|  CLK_IBUF_BUFG | TestingKeyboard/TRIGGER       |                                          |                1 |              1 |
|  CLK_IBUF_BUFG | TestingKeyboard/B[7]_i_1_n_0  |                                          |                2 |              4 |
|  CLK_IBUF_BUFG | TestingKeyboard/B[7]_i_1_n_0  | TestingKeyboard/B[3]_i_1_n_0             |                4 |              4 |
|  CLK_IBUF_BUFG | TestingKeyboard/COUNT         | TestingKeyboard/COUNT[3]_i_1_n_0         |                2 |              4 |
|  CLK_IBUF_BUFG |                               | TestingKeyboard/CODEWORD[7]_i_1_n_0      |                2 |              8 |
|  CLK_IBUF_BUFG |                               | TestingKeyboard/DOWNCOUNTER[7]_i_1_n_0   |                2 |              8 |
|  CLK_IBUF_BUFG | TestingKeyboard/A[7]_i_1_n_0  |                                          |                3 |              8 |
|  CLK_IBUF_BUFG | TestingKeyboard/read4_out     |                                          |                2 |             11 |
|  CLK_IBUF_BUFG | TestingKeyboard/TRIGGER       | TestingKeyboard/count_reading[0]_i_1_n_0 |                3 |             12 |
|  CLK_IBUF_BUFG | TestingKeyboard/S[15]_i_1_n_0 | TestingKeyboard/B[3]_i_1_n_0             |                7 |             16 |
|  CLK_IBUF_BUFG |                               | rst_IBUF                                 |                6 |             21 |
|  CLK_IBUF_BUFG |                               |                                          |               17 |             26 |
+----------------+-------------------------------+------------------------------------------+------------------+----------------+


