Warning (10268): Verilog HDL information at Test0.v(40): always construct contains both blocking and non-blocking assignments File: C:/Dev/FPGA/Project/Test0/Test0.v Line: 40
