{
  "name": "ostd::boot::smp::construct_hw_cpu_id_mapping",
  "span": "ostd/src/boot/smp.rs:207:1: 207:62",
  "mir": "fn ostd::boot::smp::construct_hw_cpu_id_mapping() -> alloc::boxed::Box<[arch::irq::ipi::HwCpuId]> {\n    let mut _0: alloc::boxed::Box<[arch::irq::ipi::HwCpuId]>;\n    let mut _1: sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled>;\n    let mut _2: &sync::spin::SpinLock<alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>>;\n    let mut _3: (&usize, &usize);\n    let mut _4: &usize;\n    let  _5: usize;\n    let  _6: &alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>;\n    let mut _7: &sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled>;\n    let mut _8: &usize;\n    let  _9: usize;\n    let  _10: &usize;\n    let  _11: &usize;\n    let mut _12: bool;\n    let mut _13: usize;\n    let mut _14: usize;\n    let  _15: core::panicking::AssertKind;\n    let  _16: !;\n    let mut _17: core::option::Option<core::fmt::Arguments<'_>>;\n    let mut _18: alloc::vec::Vec<arch::irq::ipi::HwCpuId>;\n    let mut _19: core::iter::Cloned<alloc::collections::btree_map::Values<'_, u32, arch::irq::ipi::HwCpuId>>;\n    let mut _20: alloc::collections::btree_map::Values<'_, u32, arch::irq::ipi::HwCpuId>;\n    let  _21: &alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>;\n    let mut _22: &sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled>;\n    let  _23: ();\n    let mut _24: &mut alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>;\n    let mut _25: &mut sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled>;\n    debug hw_cpu_id_map => _1;\n    debug left_val => _10;\n    debug right_val => _11;\n    debug kind => _15;\n    debug result => _0;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        _2 = {alloc681: &sync::spin::SpinLock<alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>>};\n        _1 = sync::spin::SpinLock::<alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>>::lock(move _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_7);\n        _7 = &_1;\n        _6 = <sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled> as core::ops::Deref>::deref(move _7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        _5 = alloc::collections::BTreeMap::<u32, arch::irq::ipi::HwCpuId>::len(_6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _4 = &_5;\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = cpu::id::num_cpus() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _8 = &_9;\n        _3 = (move _4, move _8);\n        StorageDead(_8);\n        StorageDead(_4);\n        _10 = (_3.0: &usize);\n        _11 = (_3.1: &usize);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = (*_10);\n        StorageLive(_14);\n        _14 = (*_11);\n        _12 = Eq(move _13, move _14);\n        switchInt(move _12) -> [0: bb6, otherwise: bb5];\n    }\n    bb5: {\n        StorageDead(_14);\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_9);\n        StorageDead(_5);\n        StorageDead(_3);\n        StorageLive(_18);\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_22);\n        _22 = &_1;\n        _21 = <sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled> as core::ops::Deref>::deref(move _22) -> [return: bb7, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_14);\n        StorageDead(_13);\n        _15 = core::panicking::AssertKind::Eq;\n        StorageLive(_17);\n        _17 = core::option::Option::None;\n        _16 = core::panicking::assert_failed::<usize, usize>(_15, _10, _11, move _17) -> unwind unreachable;\n    }\n    bb7: {\n        StorageDead(_22);\n        _20 = alloc::collections::BTreeMap::<u32, arch::irq::ipi::HwCpuId>::values(_21) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _19 = <alloc::collections::btree_map::Values<'_, u32, arch::irq::ipi::HwCpuId> as core::iter::Iterator>::cloned::<'_, arch::irq::ipi::HwCpuId>(move _20) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_20);\n        _18 = <core::iter::Cloned<alloc::collections::btree_map::Values<'_, u32, arch::irq::ipi::HwCpuId>> as core::iter::Iterator>::collect::<alloc::vec::Vec<arch::irq::ipi::HwCpuId>>(move _19) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_19);\n        _0 = alloc::vec::Vec::<arch::irq::ipi::HwCpuId>::into_boxed_slice(move _18) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_18);\n        StorageLive(_25);\n        _25 = &mut _1;\n        _24 = <sync::spin::SpinLockGuard<'_, alloc::collections::BTreeMap<u32, arch::irq::ipi::HwCpuId>, sync::guard::PreemptDisabled> as core::ops::DerefMut>::deref_mut(move _25) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_25);\n        _23 = alloc::collections::BTreeMap::<u32, arch::irq::ipi::HwCpuId>::clear(_24) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        drop(_1) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_1);\n        return;\n    }\n}\n"
}