//
// File created by:  ncverilog
// Do not modify this file
//
/home/caid023/Verilog_pratice/HW3/sim/testfixture1.v
/home/caid023/Verilog_pratice/HW3/syn/SET_syn.v
-v
/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
+nc64bit
+access+r
+define+FSDB_FILE=\"SET.fsdb\"
+define+SDF
+define+SDFFILE=\"/home/caid023/Verilog_pratice/HW3/syn/SET_syn.sdf\"
+define+MD4
