static void F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nV_2 -> V_7 . V_8 = 0 ;\r\nF_2 ( V_6 , 0 ) ;\r\n}\r\nstatic int F_3 ( int V_9 )\r\n{\r\nstruct V_1 * V_2 = F_4 ( V_10 , V_9 ) ;\r\nif ( ! V_2 ) {\r\nV_2 = F_5 ( & V_11 , V_9 , NULL ,\r\nF_1 , NULL ) ;\r\nif ( F_6 ( V_2 ) )\r\nreturn F_7 ( V_2 ) ;\r\nF_4 ( V_10 , V_9 ) = V_2 ;\r\n}\r\nif ( V_2 && V_12 )\r\nF_8 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( int V_9 )\r\n{\r\nstruct V_1 * V_2 = F_4 ( V_10 , V_9 ) ;\r\nif ( V_2 && V_12 )\r\nF_10 ( V_2 ) ;\r\n}\r\nstatic int F_11 ( unsigned int V_9 )\r\n{\r\nF_3 ( V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( unsigned int V_9 )\r\n{\r\nF_9 ( V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( void )\r\n{\r\nint V_9 ;\r\nF_14 () ;\r\nV_12 = 1 ;\r\nF_15 (cpu)\r\nF_3 ( V_9 ) ;\r\nF_16 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_17 ( void )\r\n{\r\nint V_9 ;\r\nF_14 () ;\r\nF_15 (cpu)\r\nF_9 ( V_9 ) ;\r\nV_12 = 0 ;\r\nF_16 () ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_9 ;\r\nF_19 ( V_13 ) ;\r\nF_20 (cpu) {\r\nV_2 = F_4 ( V_10 , V_9 ) ;\r\nif ( ! V_2 )\r\ncontinue;\r\nF_10 ( V_2 ) ;\r\nF_4 ( V_10 , V_9 ) = NULL ;\r\nF_21 ( V_2 ) ;\r\n}\r\n}\r\nstatic int F_22 ( void )\r\n{\r\nint V_14 ;\r\nT_1 V_15 ;\r\nV_15 = ( T_1 ) V_16 * 1000 ;\r\nF_23 ( V_15 , V_17 ) ;\r\nV_11 . V_18 = V_15 ;\r\nV_14 = F_24 ( V_19 , L_1 ,\r\nF_11 , F_12 ) ;\r\nif ( V_14 < 0 ) {\r\nF_18 () ;\r\nreturn V_14 ;\r\n}\r\nV_13 = V_14 ;\r\nreturn 0 ;\r\n}\r\nint T_2 F_25 ( struct V_20 * V_21 )\r\n{\r\nint V_14 = 0 ;\r\nV_14 = F_22 () ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nF_18 () ;\r\nV_21 -> V_22 = NULL ;\r\nV_21 -> V_23 = F_22 ;\r\nV_21 -> V_24 = F_18 ;\r\nV_21 -> V_25 = F_13 ;\r\nV_21 -> V_26 = F_17 ;\r\nV_21 -> V_27 = L_2 ;\r\nF_26 ( V_28 L_3 ) ;\r\nreturn 0 ;\r\n}
