+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002599    0.012957    0.107479    0.209269 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.012957    0.000103    0.209372 v fanout68/A (sg13g2_buf_1)
     4    0.030380    0.068301    0.081185    0.290557 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.068344    0.001435    0.291991 v fanout67/A (sg13g2_buf_1)
     5    0.023972    0.055299    0.090555    0.382546 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.055381    0.001451    0.383997 v _202_/A (sg13g2_xor2_1)
     2    0.011209    0.034014    0.074015    0.458012 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.034031    0.000706    0.458718 v _204_/A (sg13g2_xor2_1)
     1    0.001814    0.016368    0.039231    0.497949 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016369    0.000070    0.498019 v _297_/D (sg13g2_dfrbpq_1)
                                              0.498019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351790   clock uncertainty
                                  0.000000    0.351790   clock reconvergence pessimism
                                 -0.021971    0.329819   library hold time
                                              0.329819   data required time
---------------------------------------------------------------------------------------------
                                              0.329819   data required time
                                             -0.498019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.168200   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002599    0.012957    0.107479    0.209269 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.012957    0.000103    0.209372 v fanout68/A (sg13g2_buf_1)
     4    0.030380    0.068301    0.081185    0.290557 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.068344    0.001435    0.291991 v fanout67/A (sg13g2_buf_1)
     5    0.023972    0.055299    0.090555    0.382546 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.055377    0.001392    0.383937 v _201_/A (sg13g2_and2_1)
     1    0.004819    0.017523    0.057629    0.441566 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.017530    0.000319    0.441886 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010830    0.050181    0.047411    0.489297 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.050196    0.000683    0.489980 ^ _208_/B (sg13g2_xor2_1)
     1    0.002558    0.017736    0.043206    0.533186 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017736    0.000095    0.533281 v _298_/D (sg13g2_dfrbpq_1)
                                              0.533281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351556   clock uncertainty
                                  0.000000    0.351556   clock reconvergence pessimism
                                 -0.022288    0.329268   library hold time
                                              0.329268   data required time
---------------------------------------------------------------------------------------------
                                              0.329268   data required time
                                             -0.533281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.204012   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000344    0.101928 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002559    0.015146    0.107858    0.209786 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015146    0.000160    0.209945 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010155    0.039376    0.259091    0.469036 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039379    0.000810    0.469846 ^ fanout77/A (sg13g2_buf_8)
     7    0.048113    0.024853    0.059218    0.529065 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025347    0.002499    0.531563 ^ _128_/A (sg13g2_inv_2)
     5    0.023605    0.030306    0.033557    0.565120 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030308    0.000173    0.565294 v _293_/D (sg13g2_dfrbpq_1)
                                              0.565294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000344    0.101928 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351928   clock uncertainty
                                  0.000000    0.351928   clock reconvergence pessimism
                                 -0.025087    0.326841   library hold time
                                              0.326841   data required time
---------------------------------------------------------------------------------------------
                                              0.326841   data required time
                                             -0.565294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238452   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000344    0.101928 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002559    0.015146    0.107858    0.209786 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015146    0.000160    0.209945 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010155    0.039376    0.259091    0.469036 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039379    0.000810    0.469846 ^ fanout77/A (sg13g2_buf_8)
     7    0.048113    0.024853    0.059218    0.529065 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025368    0.002562    0.531627 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001983    0.019460    0.040009    0.571636 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.019460    0.000075    0.571711 v _294_/D (sg13g2_dfrbpq_1)
                                              0.571711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352321   clock uncertainty
                                  0.000000    0.352321   clock reconvergence pessimism
                                 -0.022579    0.329741   library hold time
                                              0.329741   data required time
---------------------------------------------------------------------------------------------
                                              0.329741   data required time
                                             -0.571711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241970   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002139    0.014192    0.106829    0.208427 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.014192    0.000082    0.208510 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015863    0.053891    0.271563    0.480073 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053897    0.000558    0.480631 ^ fanout55/A (sg13g2_buf_8)
     8    0.046115    0.024823    0.064288    0.544919 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025771    0.003670    0.548588 ^ _195_/B (sg13g2_xor2_1)
     2    0.009870    0.031093    0.057585    0.606173 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031109    0.000648    0.606821 v _196_/B (sg13g2_xor2_1)
     1    0.001723    0.016320    0.035005    0.641826 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016321    0.000067    0.641893 v _295_/D (sg13g2_dfrbpq_2)
                                              0.641893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352306   clock uncertainty
                                  0.000000    0.352306   clock reconvergence pessimism
                                 -0.021854    0.330452   library hold time
                                              0.330452   data required time
---------------------------------------------------------------------------------------------
                                              0.330452   data required time
                                             -0.641893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311441   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013428    0.033894    0.125168    0.226724 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033899    0.000433    0.227156 v fanout61/A (sg13g2_buf_8)
     6    0.042449    0.021055    0.057831    0.284988 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.022119    0.003118    0.288106 v _182_/A (sg13g2_nand2_1)
     1    0.003797    0.017983    0.022589    0.310695 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.017983    0.000151    0.310846 ^ _217_/A (sg13g2_nor3_1)
     1    0.005881    0.023413    0.028748    0.339594 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.023414    0.000244    0.339837 v _218_/A2 (sg13g2_o21ai_1)
     1    0.002142    0.028259    0.047224    0.387061 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.028259    0.000149    0.387210 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003523    0.024082    0.250074    0.637284 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.024082    0.000140    0.637424 ^ _219_/A (sg13g2_inv_1)
     1    0.003433    0.013660    0.019926    0.657350 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013661    0.000243    0.657593 v _301_/D (sg13g2_dfrbpq_1)
                                              0.657593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351598   clock uncertainty
                                  0.000000    0.351598   clock reconvergence pessimism
                                 -0.021346    0.330252   library hold time
                                              0.330252   data required time
---------------------------------------------------------------------------------------------
                                              0.330252   data required time
                                             -0.657593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327341   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013631    0.041462    0.128331    0.229887 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041466    0.000443    0.230330 ^ fanout61/A (sg13g2_buf_8)
     6    0.042620    0.022985    0.058013    0.288343 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.024593    0.004350    0.292693 ^ _212_/A (sg13g2_nor2_1)
     2    0.012500    0.034387    0.039302    0.331995 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.034410    0.000710    0.332706 v _213_/C (sg13g2_nand3_1)
     2    0.012622    0.041233    0.050288    0.382994 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.041262    0.000879    0.383873 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001769    0.019206    0.037412    0.421284 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.019206    0.000069    0.421354 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002404    0.024506    0.247529    0.668882 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.024506    0.000087    0.668969 v _300_/D (sg13g2_dfrbpq_2)
                                              0.668969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000422    0.102006 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352006   clock uncertainty
                                  0.000000    0.352006   clock reconvergence pessimism
                                 -0.023746    0.328260   library hold time
                                              0.328260   data required time
---------------------------------------------------------------------------------------------
                                              0.328260   data required time
                                             -0.668969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340709   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053013    0.000633    0.484181 v fanout56/A (sg13g2_buf_2)
     5    0.030942    0.041675    0.081185    0.565365 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.041813    0.001834    0.567200 v _199_/B (sg13g2_xnor2_1)
     2    0.010092    0.049623    0.063186    0.630386 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.049632    0.000662    0.631049 v _200_/B (sg13g2_xor2_1)
     1    0.002396    0.017487    0.042520    0.673569 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017487    0.000091    0.673660 v _296_/D (sg13g2_dfrbpq_1)
                                              0.673660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000270    0.101853 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351853   clock uncertainty
                                  0.000000    0.351853   clock reconvergence pessimism
                                 -0.022125    0.329728   library hold time
                                              0.329728   data required time
---------------------------------------------------------------------------------------------
                                              0.329728   data required time
                                             -0.673660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343932   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002599    0.012957    0.107479    0.209269 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.012957    0.000103    0.209372 v fanout68/A (sg13g2_buf_1)
     4    0.030380    0.068301    0.081185    0.290557 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.068344    0.001435    0.291991 v fanout67/A (sg13g2_buf_1)
     5    0.023972    0.055299    0.090555    0.382546 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.055377    0.001392    0.383937 v _201_/A (sg13g2_and2_1)
     1    0.004819    0.017523    0.057629    0.441566 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.017530    0.000319    0.441886 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010830    0.050181    0.047411    0.489297 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.050193    0.000615    0.489912 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.008591    0.044132    0.058063    0.547975 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.044146    0.000631    0.548606 v _211_/A (sg13g2_xnor2_1)
     1    0.003394    0.024744    0.049273    0.597880 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.024744    0.000233    0.598113 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002128    0.023966    0.249586    0.847699 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.023966    0.000082    0.847780 v _299_/D (sg13g2_dfrbpq_2)
                                              0.847780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.351571   clock uncertainty
                                  0.000000    0.351571   clock reconvergence pessimism
                                 -0.023727    0.327844   library hold time
                                              0.327844   data required time
---------------------------------------------------------------------------------------------
                                              0.327844   data required time
                                             -0.847780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519936   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033309    0.000877    5.057391 v _292_/A (sg13g2_inv_1)
     1    0.006256    0.024546    0.028117    5.085508 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024562    0.000482    5.085989 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.085989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351598   clock uncertainty
                                  0.000000    0.351598   clock reconvergence pessimism
                                 -0.067657    0.283940   library removal time
                                              0.283940   data required time
---------------------------------------------------------------------------------------------
                                              0.283940   data required time
                                             -5.085989   data arrival time
---------------------------------------------------------------------------------------------
                                              4.802049   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019900    0.002022    5.116781 v _285_/A (sg13g2_inv_1)
     1    0.005940    0.021448    0.024575    5.141357 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021453    0.000242    5.141599 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.141599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352321   clock uncertainty
                                  0.000000    0.352321   clock reconvergence pessimism
                                 -0.066887    0.285434   library removal time
                                              0.285434   data required time
---------------------------------------------------------------------------------------------
                                              0.285434   data required time
                                             -5.141599   data arrival time
---------------------------------------------------------------------------------------------
                                              4.856165   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019900    0.002019    5.116779 v _129_/A (sg13g2_inv_1)
     1    0.006091    0.021817    0.024756    5.141534 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021834    0.000471    5.142005 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.142005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000344    0.101928 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351928   clock uncertainty
                                  0.000000    0.351928   clock reconvergence pessimism
                                 -0.066975    0.284953   library removal time
                                              0.284953   data required time
---------------------------------------------------------------------------------------------
                                              0.284953   data required time
                                             -5.142005   data arrival time
---------------------------------------------------------------------------------------------
                                              4.857052   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019896    0.002005    5.116765 v _286_/A (sg13g2_inv_1)
     1    0.006387    0.022530    0.025298    5.142062 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.022548    0.000504    5.142567 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.142567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352306   clock uncertainty
                                  0.000000    0.352306   clock reconvergence pessimism
                                 -0.067137    0.285169   library removal time
                                              0.285169   data required time
---------------------------------------------------------------------------------------------
                                              0.285169   data required time
                                             -5.142567   data arrival time
---------------------------------------------------------------------------------------------
                                              4.857397   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019844    0.001816    5.116575 v _287_/A (sg13g2_inv_1)
     1    0.006600    0.023030    0.025700    5.142276 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.023048    0.000496    5.142771 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.142771   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000270    0.101853 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351853   clock uncertainty
                                  0.000000    0.351853   clock reconvergence pessimism
                                 -0.067251    0.284602   library removal time
                                              0.284602   data required time
---------------------------------------------------------------------------------------------
                                              0.284602   data required time
                                             -5.142771   data arrival time
---------------------------------------------------------------------------------------------
                                              4.858170   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020312    0.003197    5.117957 v _288_/A (sg13g2_inv_1)
     1    0.006029    0.021732    0.024836    5.142792 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021737    0.000245    5.143037 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.143037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351790   clock uncertainty
                                  0.000000    0.351790   clock reconvergence pessimism
                                 -0.067013    0.284777   library removal time
                                              0.284777   data required time
---------------------------------------------------------------------------------------------
                                              0.284777   data required time
                                             -5.143037   data arrival time
---------------------------------------------------------------------------------------------
                                              4.858261   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019819    0.001717    5.116476 v _291_/A (sg13g2_inv_1)
     1    0.006985    0.023964    0.026380    5.142857 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023986    0.000560    5.143417 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.143417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000422    0.102006 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352006   clock uncertainty
                                  0.000000    0.352006   clock reconvergence pessimism
                                 -0.067465    0.284541   library removal time
                                              0.284541   data required time
---------------------------------------------------------------------------------------------
                                              0.284541   data required time
                                             -5.143417   data arrival time
---------------------------------------------------------------------------------------------
                                              4.858876   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020126    0.002721    5.117480 v _289_/A (sg13g2_inv_1)
     1    0.007657    0.025646    0.027745    5.145226 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.025667    0.000576    5.145802 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.145802   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.351556   clock uncertainty
                                  0.000000    0.351556   clock reconvergence pessimism
                                 -0.067909    0.283647   library removal time
                                              0.283647   data required time
---------------------------------------------------------------------------------------------
                                              0.283647   data required time
                                             -5.145802   data arrival time
---------------------------------------------------------------------------------------------
                                              4.862155   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019898    0.002012    5.116772 v _290_/A (sg13g2_inv_1)
     1    0.008054    0.026574    0.028436    5.145207 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.026595    0.000591    5.145798 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.145798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.351571   clock uncertainty
                                  0.000000    0.351571   clock reconvergence pessimism
                                 -0.068121    0.283450   library removal time
                                              0.283450   data required time
---------------------------------------------------------------------------------------------
                                              0.283450   data required time
                                             -5.145798   data arrival time
---------------------------------------------------------------------------------------------
                                              4.862348   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000422    0.102006 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010586    0.020383    0.122268    0.224273 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.020398    0.000344    0.224617 v output2/A (sg13g2_buf_1)
     1    0.008545    0.024077    0.049993    0.274610 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.024083    0.000378    0.274988 v sign (out)
                                              0.274988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.274988   data arrival time
---------------------------------------------------------------------------------------------
                                              5.024988   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000422    0.102006 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010691    0.023788    0.122523    0.224529 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.023788    0.000458    0.224987 ^ _127_/A (sg13g2_inv_1)
     1    0.004332    0.015223    0.021373    0.246360 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.015242    0.000305    0.246665 v output3/A (sg13g2_buf_1)
     1    0.011229    0.029358    0.052775    0.299440 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.029368    0.000535    0.299976 v signB (out)
                                              0.299976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.299976   data arrival time
---------------------------------------------------------------------------------------------
                                              5.049976   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024559    0.004765    0.305428 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002849    0.013539    0.020607    0.326036 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.013539    0.000110    0.326146 v output18/A (sg13g2_buf_1)
     1    0.007753    0.022304    0.046651    0.372797 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.022304    0.000177    0.372974 v sine_out[22] (out)
                                              0.372974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.372974   data arrival time
---------------------------------------------------------------------------------------------
                                              5.122974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022523    0.003337    0.303938 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004652    0.016429    0.023143    0.327082 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.016453    0.000323    0.327404 v output11/A (sg13g2_buf_1)
     1    0.007724    0.022340    0.047508    0.374913 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.022341    0.000183    0.375095 v sine_out[16] (out)
                                              0.375095   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.375095   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125095   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024555    0.004757    0.305421 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003848    0.015339    0.022265    0.327686 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.015341    0.000264    0.327950 v output16/A (sg13g2_buf_1)
     1    0.007641    0.022109    0.047019    0.374969 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.022111    0.000200    0.375169 v sine_out[20] (out)
                                              0.375169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.375169   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125169   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024803    0.005159    0.305823 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005771    0.020935    0.027867    0.333689 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.020938    0.000369    0.334059 v output12/A (sg13g2_buf_1)
     1    0.007679    0.022392    0.048833    0.382892 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.022392    0.000175    0.383067 v sine_out[17] (out)
                                              0.383067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.383067   data arrival time
---------------------------------------------------------------------------------------------
                                              5.133068   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024947    0.005382    0.306045 ^ _160_/A (sg13g2_nor2_1)
     1    0.005899    0.020535    0.028804    0.334850 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020537    0.000197    0.335047 v output14/A (sg13g2_buf_1)
     1    0.007601    0.022197    0.048570    0.383617 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.022198    0.000199    0.383816 v sine_out[19] (out)
                                              0.383816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.383816   data arrival time
---------------------------------------------------------------------------------------------
                                              5.133816   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024067    0.003877    0.304540 ^ _281_/A (sg13g2_nor2_1)
     1    0.006882    0.023172    0.029896    0.334437 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.023230    0.000909    0.335346 v output35/A (sg13g2_buf_1)
     1    0.009736    0.026564    0.052736    0.388081 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.026580    0.000602    0.388684 v sine_out[8] (out)
                                              0.388684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.388684   data arrival time
---------------------------------------------------------------------------------------------
                                              5.138684   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013631    0.041462    0.128331    0.229887 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041466    0.000443    0.230330 ^ fanout61/A (sg13g2_buf_8)
     6    0.042620    0.022985    0.058013    0.288343 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.024593    0.004350    0.292693 ^ _212_/A (sg13g2_nor2_1)
     2    0.012500    0.034387    0.039302    0.331995 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.034413    0.000759    0.332755 v output26/A (sg13g2_buf_1)
     1    0.012890    0.033339    0.061575    0.394330 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.033345    0.000460    0.394790 v sine_out[2] (out)
                                              0.394790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.394790   data arrival time
---------------------------------------------------------------------------------------------
                                              5.144790   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022569    0.003439    0.304040 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006731    0.037527    0.043166    0.347206 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037535    0.000438    0.347644 v output15/A (sg13g2_buf_1)
     1    0.011667    0.030920    0.060560    0.408204 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.030924    0.000396    0.408599 v sine_out[1] (out)
                                              0.408599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.408599   data arrival time
---------------------------------------------------------------------------------------------
                                              5.158599   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014249    0.027868    0.125929    0.228235 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027925    0.000969    0.229204 ^ fanout72/A (sg13g2_buf_8)
     7    0.039095    0.021547    0.053147    0.282351 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.022167    0.002830    0.285182 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.010062    0.053204    0.061010    0.346191 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.053219    0.000710    0.346901 v output28/A (sg13g2_buf_1)
     1    0.011907    0.031801    0.065635    0.412537 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.031827    0.000820    0.413357 v sine_out[31] (out)
                                              0.413357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.413357   data arrival time
---------------------------------------------------------------------------------------------
                                              5.163357   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002599    0.012957    0.107479    0.209269 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.012957    0.000103    0.209372 v fanout68/A (sg13g2_buf_1)
     4    0.030380    0.068301    0.081185    0.290557 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.068371    0.001814    0.292371 v _283_/A1 (sg13g2_a21oi_1)
     1    0.007337    0.044213    0.067808    0.360179 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.044224    0.000541    0.360720 ^ output6/A (sg13g2_buf_1)
     1    0.008649    0.029342    0.058078    0.418798 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.029353    0.000541    0.419339 ^ sine_out[11] (out)
                                              0.419339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.419339   data arrival time
---------------------------------------------------------------------------------------------
                                              5.169339   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023584    0.002838    0.303501 ^ fanout57/A (sg13g2_buf_8)
     8    0.037713    0.021018    0.051410    0.354911 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021236    0.001591    0.356502 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004570    0.016053    0.022711    0.379213 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.016065    0.000306    0.379518 v output17/A (sg13g2_buf_1)
     1    0.007797    0.022443    0.047502    0.427020 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.022444    0.000202    0.427222 v sine_out[21] (out)
                                              0.427222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.427222   data arrival time
---------------------------------------------------------------------------------------------
                                              5.177222   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023584    0.002838    0.303501 ^ fanout57/A (sg13g2_buf_8)
     8    0.037713    0.021018    0.051410    0.354911 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021219    0.001507    0.356418 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006839    0.020401    0.026362    0.382780 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.020421    0.000506    0.383286 v output13/A (sg13g2_buf_1)
     1    0.007702    0.022394    0.048700    0.431986 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.022395    0.000204    0.432190 v sine_out[18] (out)
                                              0.432190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.432190   data arrival time
---------------------------------------------------------------------------------------------
                                              5.182189   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021575    0.002781    0.301089 v fanout57/A (sg13g2_buf_8)
     8    0.037234    0.019409    0.053358    0.354447 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.019688    0.001818    0.356265 v _180_/A (sg13g2_nand2_1)
     1    0.003869    0.017687    0.022192    0.378457 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.017688    0.000281    0.378738 ^ output24/A (sg13g2_buf_1)
     1    0.011643    0.036098    0.055397    0.434135 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.036100    0.000352    0.434487 ^ sine_out[28] (out)
                                              0.434487   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.434487   data arrival time
---------------------------------------------------------------------------------------------
                                              5.184487   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013631    0.041462    0.128331    0.229887 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041466    0.000443    0.230330 ^ fanout61/A (sg13g2_buf_8)
     6    0.042620    0.022985    0.058013    0.288343 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.025778    0.006114    0.294457 ^ fanout60/A (sg13g2_buf_8)
     8    0.038080    0.021248    0.052401    0.346857 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021442    0.001516    0.348373 ^ _275_/A (sg13g2_nor2_1)
     1    0.008702    0.026093    0.032120    0.380493 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026116    0.000614    0.381107 v output30/A (sg13g2_buf_1)
     1    0.012102    0.031460    0.057425    0.438532 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.031509    0.000845    0.439377 v sine_out[3] (out)
                                              0.439377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.439377   data arrival time
---------------------------------------------------------------------------------------------
                                              5.189377   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021575    0.002781    0.301089 v fanout57/A (sg13g2_buf_8)
     8    0.037234    0.019409    0.053358    0.354447 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.019639    0.001606    0.356053 v _175_/A (sg13g2_nand2_1)
     1    0.005869    0.022289    0.025804    0.381858 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.022321    0.000642    0.382499 ^ output22/A (sg13g2_buf_1)
     1    0.011870    0.036712    0.057024    0.439524 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.036757    0.000833    0.440356 ^ sine_out[26] (out)
                                              0.440356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.440356   data arrival time
---------------------------------------------------------------------------------------------
                                              5.190356   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021575    0.002781    0.301089 v fanout57/A (sg13g2_buf_8)
     8    0.037234    0.019409    0.053358    0.354447 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.019701    0.001868    0.356316 v _170_/A (sg13g2_nand2_1)
     1    0.008736    0.029226    0.031153    0.387469 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.029259    0.000779    0.388248 ^ output20/A (sg13g2_buf_1)
     1    0.008377    0.028203    0.052820    0.441068 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.028215    0.000527    0.441595 ^ sine_out[24] (out)
                                              0.441595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.441595   data arrival time
---------------------------------------------------------------------------------------------
                                              5.191595   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023584    0.002838    0.303501 ^ fanout57/A (sg13g2_buf_8)
     8    0.037713    0.021018    0.051410    0.354911 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021276    0.001778    0.356688 ^ _167_/A (sg13g2_nor2_1)
     1    0.008268    0.025488    0.031344    0.388032 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025514    0.000619    0.388651 v output19/A (sg13g2_buf_1)
     1    0.009135    0.025534    0.052281    0.440932 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.025601    0.000916    0.441848 v sine_out[23] (out)
                                              0.441848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.441848   data arrival time
---------------------------------------------------------------------------------------------
                                              5.191847   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021575    0.002781    0.301089 v fanout57/A (sg13g2_buf_8)
     8    0.037234    0.019409    0.053358    0.354447 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.019415    0.000156    0.354603 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005682    0.025911    0.030379    0.384982 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.025920    0.000361    0.385343 ^ output23/A (sg13g2_buf_1)
     1    0.010718    0.033992    0.056278    0.441620 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.033994    0.000344    0.441965 ^ sine_out[27] (out)
                                              0.441965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.441965   data arrival time
---------------------------------------------------------------------------------------------
                                              5.191965   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022892    0.004103    0.304704 ^ _255_/A (sg13g2_nor4_1)
     1    0.003781    0.023518    0.028937    0.333642 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.023518    0.000150    0.333792 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005931    0.047141    0.047260    0.381052 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.047157    0.000409    0.381461 ^ output4/A (sg13g2_buf_1)
     1    0.010932    0.035042    0.063432    0.444893 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.035046    0.000400    0.445293 ^ sine_out[0] (out)
                                              0.445293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.445293   data arrival time
---------------------------------------------------------------------------------------------
                                              5.195293   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014046    0.023730    0.125205    0.227510 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.023793    0.000950    0.228460 v fanout72/A (sg13g2_buf_8)
     7    0.037658    0.019568    0.054079    0.282539 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.019712    0.001025    0.283565 v _215_/C (sg13g2_nand3_1)
     2    0.008590    0.030974    0.037284    0.320849 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.030988    0.000503    0.321352 ^ _284_/B (sg13g2_and2_1)
     1    0.009394    0.032837    0.070089    0.391441 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032860    0.000787    0.392228 ^ output7/A (sg13g2_buf_1)
     1    0.008408    0.028396    0.054021    0.446249 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.028406    0.000514    0.446763 ^ sine_out[12] (out)
                                              0.446763   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.446763   data arrival time
---------------------------------------------------------------------------------------------
                                              5.196763   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021575    0.002781    0.301089 v fanout57/A (sg13g2_buf_8)
     8    0.037234    0.019409    0.053358    0.354447 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.019701    0.001867    0.356314 v _172_/A (sg13g2_nand2_1)
     1    0.010093    0.032580    0.033536    0.389850 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032636    0.001068    0.390919 ^ output21/A (sg13g2_buf_1)
     1    0.010391    0.033360    0.057802    0.448721 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.033363    0.000321    0.449042 ^ sine_out[25] (out)
                                              0.449042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.449042   data arrival time
---------------------------------------------------------------------------------------------
                                              5.199042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022154    0.002403    0.303004 ^ _130_/B (sg13g2_nor2_1)
     2    0.012323    0.031398    0.035775    0.338780 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.031406    0.000428    0.339207 v _136_/B (sg13g2_nand2b_2)
     4    0.015841    0.029217    0.031892    0.371099 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029226    0.000412    0.371511 ^ _278_/A (sg13g2_nor2_1)
     1    0.004720    0.020344    0.028027    0.399538 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.020345    0.000292    0.399830 v output33/A (sg13g2_buf_1)
     1    0.010032    0.027260    0.051921    0.451751 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.027364    0.001347    0.453098 v sine_out[6] (out)
                                              0.453098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.453098   data arrival time
---------------------------------------------------------------------------------------------
                                              5.203099   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014249    0.027868    0.125929    0.228235 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027925    0.000969    0.229204 ^ fanout72/A (sg13g2_buf_8)
     7    0.039095    0.021547    0.053147    0.282351 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021949    0.002146    0.284498 ^ _140_/B (sg13g2_nor2_2)
     5    0.024301    0.030479    0.036488    0.320986 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.030573    0.001363    0.322349 v _144_/A (sg13g2_nand2_1)
     2    0.011620    0.038433    0.039995    0.362344 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.038436    0.000315    0.362660 ^ _145_/B (sg13g2_nand2_1)
     1    0.004092    0.026714    0.039031    0.401691 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.026715    0.000308    0.401999 v output9/A (sg13g2_buf_1)
     1    0.008252    0.023684    0.051563    0.453562 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.023686    0.000221    0.453783 v sine_out[14] (out)
                                              0.453783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.453783   data arrival time
---------------------------------------------------------------------------------------------
                                              5.203784   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022154    0.002403    0.303004 ^ _130_/B (sg13g2_nor2_1)
     2    0.012323    0.031398    0.035775    0.338780 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.031406    0.000428    0.339207 v _136_/B (sg13g2_nand2b_2)
     4    0.015841    0.029217    0.031892    0.371099 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029247    0.000747    0.371846 ^ _279_/A (sg13g2_nor2_1)
     1    0.005493    0.021750    0.029201    0.401047 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.021763    0.000735    0.401782 v output34/A (sg13g2_buf_1)
     1    0.009935    0.027064    0.052354    0.454136 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.027139    0.001028    0.455164 v sine_out[7] (out)
                                              0.455164   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.455164   data arrival time
---------------------------------------------------------------------------------------------
                                              5.205163   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022154    0.002403    0.303004 ^ _130_/B (sg13g2_nor2_1)
     2    0.012323    0.031398    0.035775    0.338780 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.031406    0.000428    0.339207 v _136_/B (sg13g2_nand2b_2)
     4    0.015841    0.029217    0.031892    0.371099 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029250    0.000773    0.371873 ^ _277_/A (sg13g2_nor2_1)
     1    0.006990    0.024522    0.031700    0.403572 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.024574    0.000866    0.404438 v output32/A (sg13g2_buf_1)
     1    0.012708    0.032674    0.057815    0.462253 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.032746    0.001115    0.463368 v sine_out[5] (out)
                                              0.463368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.463368   data arrival time
---------------------------------------------------------------------------------------------
                                              5.213368   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022382    0.004311    0.302619 v _183_/B (sg13g2_and2_1)
     2    0.007867    0.023367    0.055901    0.358520 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.023369    0.000248    0.358768 v _186_/A1 (sg13g2_a21oi_1)
     1    0.004976    0.034828    0.047930    0.406698 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.034830    0.000489    0.407188 ^ output27/A (sg13g2_buf_1)
     1    0.010028    0.032454    0.057649    0.464836 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.032491    0.000666    0.465502 ^ sine_out[30] (out)
                                              0.465502   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.465502   data arrival time
---------------------------------------------------------------------------------------------
                                              5.215502   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044140    0.001999    0.241608 ^ fanout58/A (sg13g2_buf_8)
     8    0.041348    0.022813    0.059055    0.300663 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024352    0.004409    0.305072 ^ _183_/B (sg13g2_and2_1)
     2    0.007774    0.028781    0.065105    0.370177 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.028782    0.000231    0.370407 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.005880    0.026482    0.049277    0.419684 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.026487    0.000352    0.420036 v output25/A (sg13g2_buf_1)
     1    0.008169    0.023519    0.051189    0.471225 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.023534    0.000530    0.471755 v sine_out[29] (out)
                                              0.471755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.471755   data arrival time
---------------------------------------------------------------------------------------------
                                              5.221755   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022872    0.004065    0.304666 ^ _143_/A (sg13g2_nor2_1)
     2    0.011005    0.031168    0.036212    0.340878 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031207    0.000872    0.341750 v _147_/A (sg13g2_nand2_1)
     2    0.009270    0.032611    0.035511    0.377261 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.032615    0.000264    0.377524 ^ _149_/B (sg13g2_nand2_1)
     1    0.005296    0.030321    0.041273    0.418797 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.030325    0.000343    0.419141 v output10/A (sg13g2_buf_1)
     1    0.008302    0.023896    0.052771    0.471911 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.023898    0.000223    0.472134 v sine_out[15] (out)
                                              0.472134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.472134   data arrival time
---------------------------------------------------------------------------------------------
                                              5.222135   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022154    0.002403    0.303004 ^ _130_/B (sg13g2_nor2_1)
     2    0.012323    0.031398    0.035775    0.338780 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.031406    0.000428    0.339207 v _136_/B (sg13g2_nand2b_2)
     4    0.015841    0.029217    0.031892    0.371099 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029248    0.000755    0.371854 ^ _276_/A (sg13g2_nor2_1)
     1    0.012650    0.035820    0.040990    0.412844 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.035918    0.001493    0.414337 v output31/A (sg13g2_buf_1)
     1    0.010692    0.028997    0.058094    0.472431 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.029070    0.001028    0.473458 v sine_out[4] (out)
                                              0.473458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.473458   data arrival time
---------------------------------------------------------------------------------------------
                                              5.223458   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000270    0.101853 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013833    0.041876    0.128672    0.230525 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.041904    0.000997    0.231522 ^ fanout69/A (sg13g2_buf_8)
     8    0.039684    0.022298    0.058453    0.289975 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022782    0.002371    0.292346 ^ _125_/A (sg13g2_inv_2)
     3    0.020682    0.026779    0.030236    0.322582 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.026818    0.000851    0.323433 v _161_/A (sg13g2_nand2_2)
     3    0.022466    0.037030    0.036783    0.360216 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.037172    0.001848    0.362064 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.007244    0.029626    0.055709    0.417774 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.029642    0.000535    0.418309 v output36/A (sg13g2_buf_1)
     1    0.009768    0.026817    0.054789    0.473098 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.026834    0.000627    0.473725 v sine_out[9] (out)
                                              0.473725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.473725   data arrival time
---------------------------------------------------------------------------------------------
                                              5.223725   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.026960    0.037244    0.135660    0.237232 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037380    0.001962    0.239194 v fanout58/A (sg13g2_buf_8)
     8    0.040611    0.020771    0.059114    0.298308 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.021850    0.003354    0.301662 v _181_/B (sg13g2_and2_1)
     4    0.022036    0.052699    0.078201    0.379863 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052812    0.001871    0.381734 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003894    0.026859    0.034413    0.416147 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.026860    0.000151    0.416298 ^ output29/A (sg13g2_buf_1)
     1    0.012044    0.037265    0.058801    0.475099 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.037314    0.000867    0.475965 ^ sine_out[32] (out)
                                              0.475965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.475965   data arrival time
---------------------------------------------------------------------------------------------
                                              5.225965   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022471    0.003217    0.303818 ^ _131_/B (sg13g2_or2_1)
     6    0.024690    0.068033    0.082938    0.386756 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.068044    0.000711    0.387467 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006555    0.028199    0.037994    0.425461 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.028222    0.000629    0.426090 v output8/A (sg13g2_buf_1)
     1    0.008215    0.023665    0.051826    0.477915 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.023677    0.000490    0.478405 v sine_out[13] (out)
                                              0.478405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.478405   data arrival time
---------------------------------------------------------------------------------------------
                                              5.228405   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000492    0.101571 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.027390    0.044022    0.138038    0.239609 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044243    0.002652    0.242261 ^ fanout59/A (sg13g2_buf_8)
     8    0.037028    0.021657    0.058340    0.300601 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022471    0.003217    0.303818 ^ _131_/B (sg13g2_or2_1)
     6    0.024690    0.068033    0.082938    0.386756 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.068055    0.000985    0.387741 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.008733    0.032947    0.042910    0.430652 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032967    0.000659    0.431310 v output5/A (sg13g2_buf_1)
     1    0.009169    0.025711    0.054875    0.486186 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.025726    0.000571    0.486757 v sine_out[10] (out)
                                              0.486757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.486757   data arrival time
---------------------------------------------------------------------------------------------
                                              5.236757   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179667    0.000857    0.749078 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008604    0.066284    0.096164    0.845243 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066284    0.000273    0.845515 v _267_/A1 (sg13g2_o21ai_1)
     1    0.006419    0.068544    0.084133    0.929649 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.068545    0.000493    0.930142 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004664    0.042403    0.055989    0.986131 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.042404    0.000321    0.986452 v _273_/A (sg13g2_nor2_1)
     1    0.005339    0.044030    0.049960    1.036412 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.044034    0.000383    1.036795 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006731    0.050494    0.052016    1.088811 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.050495    0.000438    1.089249 v output15/A (sg13g2_buf_1)
     1    0.011667    0.031270    0.064639    1.153888 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031274    0.000396    1.154284 v sine_out[1] (out)
                                              1.154284   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.154284   data arrival time
---------------------------------------------------------------------------------------------
                                             18.595716   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179667    0.000857    0.749078 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008604    0.066284    0.096164    0.845243 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066284    0.000255    0.845498 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004137    0.058768    0.070243    0.915741 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.058768    0.000275    0.916015 ^ _239_/B (sg13g2_and3_1)
     1    0.004115    0.024747    0.088065    1.004080 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024747    0.000303    1.004383 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005889    0.053133    0.051579    1.055962 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.053134    0.000405    1.056367 v output4/A (sg13g2_buf_1)
     1    0.010932    0.029867    0.064237    1.120604 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.029872    0.000399    1.121004 v sine_out[0] (out)
                                              1.121004   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.121004   data arrival time
---------------------------------------------------------------------------------------------
                                             18.628996   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023082    0.003362    0.533419 ^ fanout74/A (sg13g2_buf_1)
     4    0.020904    0.059617    0.073870    0.607290 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.059642    0.001020    0.608309 ^ _137_/B (sg13g2_nand3_1)
     5    0.028804    0.179613    0.169215    0.777524 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179644    0.001963    0.779488 v _138_/B (sg13g2_nor2_1)
     2    0.008655    0.080280    0.091002    0.870489 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.080281    0.000251    0.870740 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006555    0.046773    0.066254    0.936994 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.046775    0.000629    0.937623 v output8/A (sg13g2_buf_1)
     1    0.008215    0.024249    0.057613    0.995236 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.024261    0.000490    0.995726 v sine_out[13] (out)
                                              0.995726   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.995726   data arrival time
---------------------------------------------------------------------------------------------
                                             18.754272   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179693    0.001936    0.750158 ^ _185_/B (sg13g2_nor2_2)
     5    0.028913    0.069508    0.092511    0.842669 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.069656    0.002573    0.845242 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003894    0.057993    0.070181    0.915423 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.057993    0.000151    0.915574 ^ output29/A (sg13g2_buf_1)
     1    0.012044    0.038067    0.068730    0.984304 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.038116    0.000867    0.985171 ^ sine_out[32] (out)
                                              0.985171   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.985171   data arrival time
---------------------------------------------------------------------------------------------
                                             18.764828   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023082    0.003362    0.533419 ^ fanout74/A (sg13g2_buf_1)
     4    0.020904    0.059617    0.073870    0.607290 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.059642    0.001020    0.608309 ^ _137_/B (sg13g2_nand3_1)
     5    0.028804    0.179613    0.169215    0.777524 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179645    0.001980    0.779505 v _156_/B (sg13g2_nand2b_1)
     2    0.010313    0.065373    0.078571    0.858075 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.065397    0.000991    0.859066 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006839    0.046130    0.062820    0.921887 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046144    0.000507    0.922393 v output13/A (sg13g2_buf_1)
     1    0.007702    0.023220    0.056708    0.979101 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.023222    0.000204    0.979305 v sine_out[18] (out)
                                              0.979305   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.979305   data arrival time
---------------------------------------------------------------------------------------------
                                             18.770695   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179693    0.001936    0.750158 ^ _185_/B (sg13g2_nor2_2)
     5    0.028913    0.069508    0.092511    0.842669 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.069658    0.002593    0.845262 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004976    0.049247    0.065703    0.910964 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049248    0.000489    0.911454 ^ output27/A (sg13g2_buf_1)
     1    0.010028    0.032869    0.062230    0.973684 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.032885    0.000666    0.974350 ^ sine_out[30] (out)
                                              0.974350   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.974350   data arrival time
---------------------------------------------------------------------------------------------
                                             18.775650   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179698    0.002103    0.750324 ^ _147_/B (sg13g2_nand2_1)
     2    0.008808    0.061428    0.084452    0.834776 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061431    0.000458    0.835234 v _275_/B (sg13g2_nor2_1)
     1    0.008745    0.062774    0.065324    0.900558 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.062784    0.000619    0.901177 ^ output30/A (sg13g2_buf_1)
     1    0.012102    0.038331    0.070387    0.971564 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.038378    0.000846    0.972410 ^ sine_out[3] (out)
                                              0.972410   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.972410   data arrival time
---------------------------------------------------------------------------------------------
                                             18.777590   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023082    0.003362    0.533419 ^ fanout74/A (sg13g2_buf_1)
     4    0.020904    0.059617    0.073870    0.607290 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.059642    0.001020    0.608309 ^ _137_/B (sg13g2_nand3_1)
     5    0.028804    0.179613    0.169215    0.777524 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179645    0.001980    0.779505 v _156_/B (sg13g2_nand2b_1)
     2    0.010313    0.065373    0.078571    0.858075 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.065399    0.001027    0.859102 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005639    0.037105    0.052350    0.911452 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.037106    0.000357    0.911809 v output23/A (sg13g2_buf_1)
     1    0.010718    0.028986    0.058859    0.970668 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.028989    0.000344    0.971012 v sine_out[27] (out)
                                              0.971012   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.971012   data arrival time
---------------------------------------------------------------------------------------------
                                             18.778988   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023082    0.003362    0.533419 ^ fanout74/A (sg13g2_buf_1)
     4    0.020904    0.059617    0.073870    0.607290 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.059642    0.001020    0.608309 ^ _137_/B (sg13g2_nand3_1)
     5    0.028804    0.179613    0.169215    0.777524 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179644    0.001963    0.779488 v _138_/B (sg13g2_nor2_1)
     2    0.008655    0.080280    0.091002    0.870489 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.080283    0.000429    0.870918 ^ _279_/B (sg13g2_nor2_1)
     1    0.005493    0.028098    0.038479    0.909397 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028146    0.000736    0.910133 v output34/A (sg13g2_buf_1)
     1    0.009935    0.027250    0.054355    0.964488 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.027326    0.001028    0.965516 v sine_out[7] (out)
                                              0.965516   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.965516   data arrival time
---------------------------------------------------------------------------------------------
                                             18.784483   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179693    0.001936    0.750158 ^ _185_/B (sg13g2_nor2_2)
     5    0.028913    0.069508    0.092511    0.842669 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.069566    0.001639    0.844307 v _278_/B (sg13g2_nor2_1)
     1    0.004763    0.045250    0.050830    0.895137 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.045251    0.000296    0.895434 ^ output33/A (sg13g2_buf_1)
     1    0.010032    0.032896    0.060620    0.956054 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.032984    0.001349    0.957403 ^ sine_out[6] (out)
                                              0.957403   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.957403   data arrival time
---------------------------------------------------------------------------------------------
                                             18.792597   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019395    0.001151    0.592546 v _141_/A (sg13g2_or2_1)
     3    0.019230    0.051670    0.096241    0.688788 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.051694    0.001035    0.689823 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013332    0.109417    0.108747    0.798570 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.109438    0.001211    0.799780 ^ _174_/B (sg13g2_nand2_1)
     1    0.004619    0.037144    0.056330    0.856111 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.037145    0.000337    0.856448 v _175_/B (sg13g2_nand2_1)
     1    0.005869    0.028024    0.033466    0.889914 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.028028    0.000642    0.890556 ^ output22/A (sg13g2_buf_1)
     1    0.011870    0.036860    0.058844    0.949400 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.036905    0.000833    0.950233 ^ sine_out[26] (out)
                                              0.950233   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.950233   data arrival time
---------------------------------------------------------------------------------------------
                                             18.799767   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023082    0.003362    0.533419 ^ fanout74/A (sg13g2_buf_1)
     4    0.020904    0.059617    0.073870    0.607290 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.059642    0.001020    0.608309 ^ _137_/B (sg13g2_nand3_1)
     5    0.028804    0.179613    0.169215    0.777524 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179646    0.002021    0.779545 v _166_/A (sg13g2_nor2_1)
     1    0.004602    0.055049    0.068582    0.848128 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.055049    0.000185    0.848313 ^ _167_/B (sg13g2_nor2_1)
     1    0.008268    0.029356    0.038184    0.886497 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029376    0.000619    0.887116 v output19/A (sg13g2_buf_1)
     1    0.009135    0.025650    0.053489    0.940605 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.025717    0.000916    0.941521 v sine_out[23] (out)
                                              0.941521   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.941521   data arrival time
---------------------------------------------------------------------------------------------
                                             18.808479   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022933    0.002998    0.533055 ^ fanout73/A (sg13g2_buf_8)
     8    0.037081    0.020787    0.050942    0.583996 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.021020    0.001583    0.585580 ^ _132_/A (sg13g2_nand2_2)
     4    0.022058    0.053746    0.052712    0.638292 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053854    0.001963    0.640254 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019913    0.149942    0.140336    0.780591 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.149960    0.001338    0.781929 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.008733    0.062964    0.090255    0.872183 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062971    0.000660    0.872843 v output5/A (sg13g2_buf_1)
     1    0.009169    0.026618    0.064258    0.937101 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.026632    0.000571    0.937673 v sine_out[10] (out)
                                              0.937673   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.937673   data arrival time
---------------------------------------------------------------------------------------------
                                             18.812326   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179698    0.002103    0.750324 ^ _147_/B (sg13g2_nand2_1)
     2    0.008808    0.061428    0.084452    0.834776 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061428    0.000248    0.835024 v _149_/B (sg13g2_nand2_1)
     1    0.005339    0.031469    0.039012    0.874036 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.031470    0.000347    0.874383 ^ output10/A (sg13g2_buf_1)
     1    0.008302    0.028107    0.053523    0.927906 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.028109    0.000223    0.928129 ^ sine_out[15] (out)
                                              0.928129   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.928129   data arrival time
---------------------------------------------------------------------------------------------
                                             18.821871   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077604    0.001405    0.692793 ^ _144_/A (sg13g2_nand2_1)
     2    0.011158    0.061167    0.071213    0.764005 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061178    0.000680    0.764685 v _212_/B (sg13g2_nor2_1)
     2    0.012846    0.083208    0.082185    0.846870 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.083219    0.000777    0.847647 ^ output26/A (sg13g2_buf_1)
     1    0.012890    0.040841    0.078620    0.926267 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.040846    0.000460    0.926727 ^ sine_out[2] (out)
                                              0.926727   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.926727   data arrival time
---------------------------------------------------------------------------------------------
                                             18.823273   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022933    0.002998    0.533055 ^ fanout73/A (sg13g2_buf_8)
     8    0.037081    0.020787    0.050942    0.583996 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.021020    0.001583    0.585580 ^ _132_/A (sg13g2_nand2_2)
     4    0.022058    0.053746    0.052712    0.638292 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053854    0.001963    0.640254 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019913    0.149942    0.140336    0.780591 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.149996    0.002311    0.782901 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005880    0.059638    0.081301    0.864202 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.059638    0.000352    0.864554 v output25/A (sg13g2_buf_1)
     1    0.008169    0.024567    0.061529    0.926082 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.024580    0.000530    0.926613 v sine_out[29] (out)
                                              0.926613   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.926613   data arrival time
---------------------------------------------------------------------------------------------
                                             18.823385   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022933    0.002998    0.533055 ^ fanout73/A (sg13g2_buf_8)
     8    0.037081    0.020787    0.050942    0.583996 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.021020    0.001583    0.585580 ^ _132_/A (sg13g2_nand2_2)
     4    0.022058    0.053746    0.052712    0.638292 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053854    0.001963    0.640254 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019913    0.149942    0.140336    0.780591 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.149979    0.001927    0.782518 ^ _276_/B (sg13g2_nor2_1)
     1    0.012650    0.058047    0.073131    0.855649 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.058118    0.001495    0.857144 v output31/A (sg13g2_buf_1)
     1    0.010692    0.029516    0.065064    0.922208 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.029588    0.001028    0.923235 v sine_out[4] (out)
                                              0.923235   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.923235   data arrival time
---------------------------------------------------------------------------------------------
                                             18.826765   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179692    0.001924    0.750145 ^ _171_/A (sg13g2_nand2_1)
     1    0.003529    0.048199    0.061682    0.811827 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.048199    0.000268    0.812096 v _172_/B (sg13g2_nand2_1)
     1    0.010093    0.040209    0.045508    0.857604 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.040255    0.001069    0.858673 ^ output21/A (sg13g2_buf_1)
     1    0.010391    0.033573    0.060224    0.918897 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.033575    0.000321    0.919217 ^ sine_out[25] (out)
                                              0.919217   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.919217   data arrival time
---------------------------------------------------------------------------------------------
                                             18.830782   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.016389    0.108885    0.211206 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016389    0.000195    0.211401 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010476    0.040168    0.260311    0.471711 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040171    0.000845    0.472556 ^ fanout75/A (sg13g2_buf_8)
     6    0.039392    0.022170    0.057501    0.530057 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022933    0.002998    0.533055 ^ fanout73/A (sg13g2_buf_8)
     8    0.037081    0.020787    0.050942    0.583996 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.021020    0.001583    0.585580 ^ _132_/A (sg13g2_nand2_2)
     4    0.022058    0.053746    0.052712    0.638292 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053854    0.001963    0.640254 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019913    0.149942    0.140336    0.780591 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.149996    0.002315    0.782905 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004570    0.048763    0.074809    0.857714 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.048763    0.000306    0.858020 v output17/A (sg13g2_buf_1)
     1    0.007797    0.023488    0.057683    0.915704 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.023490    0.000202    0.915905 v sine_out[21] (out)
                                              0.915905   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.915905   data arrival time
---------------------------------------------------------------------------------------------
                                             18.834093   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077574    0.000716    0.692103 ^ _152_/B (sg13g2_nor2_2)
     4    0.019181    0.039787    0.050488    0.742591 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039907    0.001747    0.744338 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005814    0.091462    0.095624    0.839962 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.091463    0.000374    0.840336 ^ output12/A (sg13g2_buf_1)
     1    0.007679    0.028579    0.071336    0.911672 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.028580    0.000175    0.911847 ^ sine_out[17] (out)
                                              0.911847   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.911847   data arrival time
---------------------------------------------------------------------------------------------
                                             18.838154   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014046    0.023730    0.125205    0.227510 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.023730    0.000362    0.227873 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.010161    0.040186    0.267836    0.495708 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.040187    0.000794    0.496502 v fanout71/A (sg13g2_buf_8)
     8    0.037646    0.020333    0.060647    0.557149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.020411    0.001063    0.558212 v _126_/A (sg13g2_inv_1)
     3    0.015869    0.046034    0.043449    0.601661 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.046043    0.000522    0.602183 ^ _161_/B (sg13g2_nand2_2)
     3    0.022041    0.055731    0.063057    0.665239 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.055853    0.002125    0.667364 v _177_/B (sg13g2_nand2_1)
     3    0.011927    0.046234    0.052249    0.719613 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.046247    0.000616    0.720229 ^ _179_/A (sg13g2_nand2_1)
     2    0.010728    0.054379    0.059419    0.779648 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.054400    0.000863    0.780511 v _281_/B (sg13g2_nor2_1)
     1    0.006925    0.052861    0.055805    0.836316 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.052888    0.000919    0.837234 ^ output35/A (sg13g2_buf_1)
     1    0.009736    0.032261    0.062853    0.900087 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.032274    0.000603    0.900690 ^ sine_out[8] (out)
                                              0.900690   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.900690   data arrival time
---------------------------------------------------------------------------------------------
                                             18.849310   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077574    0.000716    0.692103 ^ _152_/B (sg13g2_nor2_2)
     4    0.019181    0.039787    0.050488    0.742591 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039852    0.001255    0.743846 v _283_/A2 (sg13g2_a21oi_1)
     1    0.007337    0.061066    0.066807    0.810652 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.061071    0.000541    0.811193 ^ output6/A (sg13g2_buf_1)
     1    0.008649    0.029870    0.063418    0.874611 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.029881    0.000541    0.875151 ^ sine_out[11] (out)
                                              0.875151   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.875151   data arrival time
---------------------------------------------------------------------------------------------
                                             18.874849   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014046    0.023730    0.125205    0.227510 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.023730    0.000362    0.227873 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.010161    0.040186    0.267836    0.495708 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.040187    0.000794    0.496502 v fanout71/A (sg13g2_buf_8)
     8    0.037646    0.020333    0.060647    0.557149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.020411    0.001063    0.558212 v _126_/A (sg13g2_inv_1)
     3    0.015869    0.046034    0.043449    0.601661 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.046043    0.000522    0.602183 ^ _161_/B (sg13g2_nand2_2)
     3    0.022041    0.055731    0.063057    0.665239 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.055853    0.002125    0.667364 v _177_/B (sg13g2_nand2_1)
     3    0.011927    0.046234    0.052249    0.719613 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.046247    0.000616    0.720229 ^ _179_/A (sg13g2_nand2_1)
     2    0.010728    0.054379    0.059419    0.779648 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.054389    0.000584    0.780232 v _180_/B (sg13g2_nand2_1)
     1    0.003869    0.026792    0.033817    0.814049 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.026793    0.000281    0.814330 ^ output24/A (sg13g2_buf_1)
     1    0.011643    0.036333    0.058297    0.872626 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.036336    0.000352    0.872979 ^ sine_out[28] (out)
                                              0.872979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.872979   data arrival time
---------------------------------------------------------------------------------------------
                                             18.877022   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077574    0.000716    0.692103 ^ _152_/B (sg13g2_nor2_2)
     4    0.019181    0.039787    0.050488    0.742591 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039855    0.001290    0.743881 v _277_/B (sg13g2_nor2_1)
     1    0.007033    0.051089    0.052483    0.796364 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.051114    0.000875    0.797238 ^ output32/A (sg13g2_buf_1)
     1    0.012708    0.039532    0.067703    0.864941 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.039601    0.001117    0.866058 ^ sine_out[5] (out)
                                              0.866058   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.866058   data arrival time
---------------------------------------------------------------------------------------------
                                             18.883942   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000477    0.101556 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013631    0.041462    0.128331    0.229887 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041462    0.000117    0.230005 ^ hold13/A (sg13g2_dlygate4sd3_1)
     1    0.005301    0.027702    0.259535    0.489539 ^ hold13/X (sg13g2_dlygate4sd3_1)
                                                         net49 (net)
                      0.028008    0.000335    0.489875 ^ fanout63/A (sg13g2_buf_2)
     5    0.036580    0.054869    0.078553    0.568428 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054972    0.001753    0.570181 ^ fanout62/A (sg13g2_buf_8)
     8    0.037102    0.022250    0.062908    0.633089 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.022385    0.001549    0.634638 ^ _181_/A (sg13g2_and2_1)
     4    0.022683    0.066171    0.090344    0.724983 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.066347    0.002796    0.727779 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.010062    0.055411    0.062708    0.790487 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055424    0.000710    0.791197 v output28/A (sg13g2_buf_1)
     1    0.011907    0.031861    0.066330    0.857527 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.031887    0.000821    0.858348 v sine_out[31] (out)
                                              0.858348   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.858348   data arrival time
---------------------------------------------------------------------------------------------
                                             18.891651   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077604    0.001405    0.692793 ^ _144_/A (sg13g2_nand2_1)
     2    0.011158    0.061167    0.071213    0.764005 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061169    0.000300    0.764305 v _145_/B (sg13g2_nand2_1)
     1    0.004135    0.028703    0.036134    0.800440 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.028704    0.000311    0.800751 ^ output9/A (sg13g2_buf_1)
     1    0.008252    0.027897    0.052553    0.853304 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.027898    0.000221    0.853525 ^ sine_out[14] (out)
                                              0.853525   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.853525   data arrival time
---------------------------------------------------------------------------------------------
                                             18.896475   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019592    0.002015    0.593411 v _158_/B (sg13g2_nor2_1)
     3    0.017180    0.099156    0.084760    0.678172 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.099184    0.001379    0.679551 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.004041    0.042125    0.063170    0.742720 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.042126    0.000286    0.743006 v _160_/B (sg13g2_nor2_1)
     1    0.005941    0.046134    0.049018    0.792024 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.046134    0.000199    0.792224 ^ output14/A (sg13g2_buf_1)
     1    0.007601    0.026876    0.056843    0.849067 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.026877    0.000199    0.849266 ^ sine_out[19] (out)
                                              0.849266   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.849266   data arrival time
---------------------------------------------------------------------------------------------
                                             18.900734   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077574    0.000716    0.692103 ^ _152_/B (sg13g2_nor2_2)
     4    0.019181    0.039787    0.050488    0.742591 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039905    0.001734    0.744325 v _165_/A2 (sg13g2_a21oi_1)
     1    0.002892    0.035553    0.050048    0.794373 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.035553    0.000112    0.794485 ^ output18/A (sg13g2_buf_1)
     1    0.007753    0.026897    0.053797    0.848282 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.026898    0.000177    0.848459 ^ sine_out[22] (out)
                                              0.848459   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.848459   data arrival time
---------------------------------------------------------------------------------------------
                                             18.901541   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077609    0.001491    0.692878 ^ _169_/A (sg13g2_nand2_1)
     1    0.003720    0.034021    0.044628    0.737506 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.034021    0.000149    0.737655 v _170_/B (sg13g2_nand2_1)
     1    0.008736    0.034182    0.038325    0.775980 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.034212    0.000779    0.776759 ^ output20/A (sg13g2_buf_1)
     1    0.008377    0.028360    0.054389    0.831148 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.028371    0.000527    0.831675 ^ sine_out[24] (out)
                                              0.831675   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.831675   data arrival time
---------------------------------------------------------------------------------------------
                                             18.918325   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014046    0.023730    0.125205    0.227510 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.023730    0.000362    0.227873 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.010161    0.040186    0.267836    0.495708 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.040187    0.000794    0.496502 v fanout71/A (sg13g2_buf_8)
     8    0.037646    0.020333    0.060647    0.557149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.020411    0.001063    0.558212 v _126_/A (sg13g2_inv_1)
     3    0.015869    0.046034    0.043449    0.601661 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.046043    0.000522    0.602183 ^ _161_/B (sg13g2_nand2_2)
     3    0.022041    0.055731    0.063057    0.665239 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.055819    0.001815    0.667054 v _280_/A2 (sg13g2_a21oi_1)
     1    0.007287    0.060828    0.070993    0.738047 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.060833    0.000540    0.738587 ^ output36/A (sg13g2_buf_1)
     1    0.009768    0.032571    0.065429    0.804016 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.032585    0.000627    0.804643 ^ sine_out[9] (out)
                                              0.804643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.804643   data arrival time
---------------------------------------------------------------------------------------------
                                             18.945356   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000722    0.102306 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.014046    0.023730    0.125205    0.227510 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.023730    0.000362    0.227873 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.010161    0.040186    0.267836    0.495708 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.040187    0.000794    0.496502 v fanout71/A (sg13g2_buf_8)
     8    0.037646    0.020333    0.060647    0.557149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.020411    0.001063    0.558212 v _126_/A (sg13g2_inv_1)
     3    0.015869    0.046034    0.043449    0.601661 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.046043    0.000522    0.602183 ^ _161_/B (sg13g2_nand2_2)
     3    0.022041    0.055731    0.063057    0.665239 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.055894    0.002446    0.667685 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003891    0.042076    0.057933    0.725618 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.042077    0.000268    0.725886 ^ output16/A (sg13g2_buf_1)
     1    0.007641    0.026838    0.055636    0.781522 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026839    0.000200    0.781722 ^ sine_out[20] (out)
                                              0.781722   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.781722   data arrival time
---------------------------------------------------------------------------------------------
                                             18.968279   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002599    0.012957    0.107479    0.209269 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.012957    0.000103    0.209372 v fanout68/A (sg13g2_buf_1)
     4    0.030380    0.068301    0.081185    0.290557 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.068544    0.003317    0.293874 v fanout65/A (sg13g2_buf_8)
     8    0.044503    0.023089    0.072407    0.366280 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.023562    0.002410    0.368691 v fanout64/A (sg13g2_buf_8)
     8    0.040034    0.020128    0.054222    0.422913 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.020427    0.001627    0.424540 v _142_/A (sg13g2_or2_1)
     7    0.026280    0.063297    0.109538    0.534078 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.063312    0.000947    0.535025 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004695    0.046648    0.062984    0.598009 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.046649    0.000327    0.598336 ^ output11/A (sg13g2_buf_1)
     1    0.007724    0.027193    0.057248    0.655584 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.027193    0.000183    0.655767 ^ sine_out[16] (out)
                                              0.655767   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.655767   data arrival time
---------------------------------------------------------------------------------------------
                                             19.094233   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000710    0.101789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002642    0.015336    0.107772    0.209562 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.015336    0.000105    0.209667 ^ fanout68/A (sg13g2_buf_1)
     4    0.030322    0.083371    0.087727    0.297394 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.083574    0.003341    0.300734 ^ fanout65/A (sg13g2_buf_8)
     8    0.044864    0.025641    0.075545    0.376280 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026083    0.002439    0.378718 ^ fanout64/A (sg13g2_buf_8)
     8    0.040448    0.021843    0.052504    0.431222 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.023097    0.004126    0.435349 ^ _215_/A (sg13g2_nand3_1)
     2    0.008517    0.064785    0.064943    0.500292 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.064791    0.000494    0.500786 v _284_/B (sg13g2_and2_1)
     1    0.009351    0.027428    0.073410    0.574196 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027456    0.000780    0.574976 v output7/A (sg13g2_buf_1)
     1    0.008408    0.024026    0.051901    0.626877 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.024039    0.000514    0.627391 v sine_out[12] (out)
                                              0.627391   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.627391   data arrival time
---------------------------------------------------------------------------------------------
                                             19.122608   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000422    0.102006 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010586    0.020383    0.122268    0.224273 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.020403    0.000451    0.224724 v _127_/A (sg13g2_inv_1)
     1    0.004375    0.017843    0.021705    0.246429 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.017858    0.000309    0.246738 ^ output3/A (sg13g2_buf_1)
     1    0.011229    0.034988    0.054617    0.301355 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.035017    0.000535    0.301890 ^ signB (out)
                                              0.301890   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.301890   data arrival time
---------------------------------------------------------------------------------------------
                                             19.448109   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000422    0.102006 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010691    0.023788    0.122523    0.224529 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.023788    0.000348    0.224877 ^ output2/A (sg13g2_buf_1)
     1    0.008545    0.028456    0.051470    0.276346 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.028461    0.000378    0.276724 ^ sign (out)
                                              0.276724   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.276724   data arrival time
---------------------------------------------------------------------------------------------
                                             19.473274   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020126    0.002721    5.117480 v _289_/A (sg13g2_inv_1)
     1    0.007657    0.025646    0.027745    5.145226 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.025667    0.000576    5.145802 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.145802   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000476   25.101555 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851557   clock uncertainty
                                  0.000000   24.851557   clock reconvergence pessimism
                                 -0.082679   24.768877   library recovery time
                                             24.768877   data required time
---------------------------------------------------------------------------------------------
                                             24.768877   data required time
                                             -5.145802   data arrival time
---------------------------------------------------------------------------------------------
                                             19.623075   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019898    0.002012    5.116772 v _290_/A (sg13g2_inv_1)
     1    0.008054    0.026574    0.028436    5.145207 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.026595    0.000591    5.145798 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.145798   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000490   25.101570 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.851570   clock uncertainty
                                  0.000000   24.851570   clock reconvergence pessimism
                                 -0.080435   24.771135   library recovery time
                                             24.771135   data required time
---------------------------------------------------------------------------------------------
                                             24.771135   data required time
                                             -5.145798   data arrival time
---------------------------------------------------------------------------------------------
                                             19.625336   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020312    0.003197    5.117957 v _288_/A (sg13g2_inv_1)
     1    0.006029    0.021732    0.024836    5.142792 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021737    0.000245    5.143037 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.143037   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000709   25.101788 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851789   clock uncertainty
                                  0.000000   24.851789   clock reconvergence pessimism
                                 -0.081760   24.770029   library recovery time
                                             24.770029   data required time
---------------------------------------------------------------------------------------------
                                             24.770029   data required time
                                             -5.143037   data arrival time
---------------------------------------------------------------------------------------------
                                             19.626991   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019844    0.001816    5.116575 v _287_/A (sg13g2_inv_1)
     1    0.006600    0.023030    0.025700    5.142276 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.023048    0.000496    5.142771 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.142771   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000270   25.101852 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851852   clock uncertainty
                                  0.000000   24.851852   clock reconvergence pessimism
                                 -0.081993   24.769859   library recovery time
                                             24.769859   data required time
---------------------------------------------------------------------------------------------
                                             24.769859   data required time
                                             -5.142771   data arrival time
---------------------------------------------------------------------------------------------
                                             19.627089   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019900    0.002019    5.116779 v _129_/A (sg13g2_inv_1)
     1    0.006091    0.021817    0.024756    5.141534 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021834    0.000471    5.142005 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.142005   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000345   25.101927 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851927   clock uncertainty
                                  0.000000   24.851927   clock reconvergence pessimism
                                 -0.081710   24.770216   library recovery time
                                             24.770216   data required time
---------------------------------------------------------------------------------------------
                                             24.770216   data required time
                                             -5.142005   data arrival time
---------------------------------------------------------------------------------------------
                                             19.628210   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019819    0.001717    5.116476 v _291_/A (sg13g2_inv_1)
     1    0.006985    0.023964    0.026380    5.142857 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023986    0.000560    5.143417 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.143417   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000423   25.102005 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852005   clock uncertainty
                                  0.000000   24.852005   clock reconvergence pessimism
                                 -0.079755   24.772251   library recovery time
                                             24.772251   data required time
---------------------------------------------------------------------------------------------
                                             24.772251   data required time
                                             -5.143417   data arrival time
---------------------------------------------------------------------------------------------
                                             19.628834   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019900    0.002022    5.116781 v _285_/A (sg13g2_inv_1)
     1    0.005940    0.021448    0.024575    5.141357 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021453    0.000242    5.141599 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.141599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737   25.102320 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.852320   clock uncertainty
                                  0.000000   24.852320   clock reconvergence pessimism
                                 -0.081620   24.770700   library recovery time
                                             24.770700   data required time
---------------------------------------------------------------------------------------------
                                             24.770700   data required time
                                             -5.141599   data arrival time
---------------------------------------------------------------------------------------------
                                             19.629101   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.019896    0.002005    5.116765 v _286_/A (sg13g2_inv_1)
     1    0.006387    0.022530    0.025298    5.142062 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.022548    0.000504    5.142567 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.142567   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000723   25.102304 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852306   clock uncertainty
                                  0.000000   24.852306   clock reconvergence pessimism
                                 -0.079419   24.772886   library recovery time
                                             24.772886   data required time
---------------------------------------------------------------------------------------------
                                             24.772886   data required time
                                             -5.142567   data arrival time
---------------------------------------------------------------------------------------------
                                             19.630322   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033309    0.000877    5.057391 v _292_/A (sg13g2_inv_1)
     1    0.006256    0.024546    0.028117    5.085508 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024562    0.000482    5.085989 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.085989   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519   25.101599 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851599   clock uncertainty
                                  0.000000   24.851599   clock reconvergence pessimism
                                 -0.082421   24.769178   library recovery time
                                             24.769178   data required time
---------------------------------------------------------------------------------------------
                                             24.769178   data required time
                                             -5.085989   data arrival time
---------------------------------------------------------------------------------------------
                                             19.683189   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053010    0.000546    0.484094 v fanout55/A (sg13g2_buf_8)
     8    0.045082    0.022677    0.066390    0.550484 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023700    0.003652    0.554136 v _191_/B (sg13g2_xnor2_1)
     2    0.007028    0.042779    0.068996    0.623132 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.042780    0.000461    0.623592 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010350    0.090644    0.091644    0.715236 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.090646    0.000282    0.715518 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014849    0.082628    0.098828    0.814347 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.082644    0.000955    0.815302 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011378    0.098593    0.112159    0.927461 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.098608    0.000958    0.928419 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010221    0.063100    0.083773    1.012192 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.063132    0.000570    1.012762 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008610    0.083127    0.090622    1.103383 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.083132    0.000633    1.104016 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003370    0.044822    0.074703    1.178720 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.044822    0.000231    1.178951 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002101    0.020899    0.253823    1.432774 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.020900    0.000081    1.432855 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.432855   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000490   25.101570 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.851570   clock uncertainty
                                  0.000000   24.851570   clock reconvergence pessimism
                                 -0.074250   24.777321   library setup time
                                             24.777321   data required time
---------------------------------------------------------------------------------------------
                                             24.777321   data required time
                                             -1.432855   data arrival time
---------------------------------------------------------------------------------------------
                                             23.344467   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077604    0.001405    0.692793 ^ _144_/A (sg13g2_nand2_1)
     2    0.011158    0.061167    0.071213    0.764005 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061178    0.000680    0.764685 v _212_/B (sg13g2_nor2_1)
     2    0.012846    0.083208    0.082185    0.846870 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.083218    0.000739    0.847609 ^ _213_/C (sg13g2_nand3_1)
     2    0.012431    0.089436    0.105746    0.953356 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.089449    0.000870    0.954225 v _214_/B (sg13g2_xnor2_1)
     1    0.001769    0.024484    0.074390    1.028616 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.024484    0.000069    1.028685 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002404    0.024506    0.250115    1.278800 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.024506    0.000087    1.278887 v _300_/D (sg13g2_dfrbpq_2)
                                              1.278887   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016241    0.000423   25.102005 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852005   clock uncertainty
                                  0.000000   24.852005   clock reconvergence pessimism
                                 -0.070472   24.781534   library setup time
                                             24.781534   data required time
---------------------------------------------------------------------------------------------
                                             24.781534   data required time
                                             -1.278887   data arrival time
---------------------------------------------------------------------------------------------
                                             23.502647   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021476    0.003292    0.538681 v fanout74/A (sg13g2_buf_1)
     4    0.020633    0.049271    0.069542    0.608224 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.049341    0.001378    0.609601 v _140_/A (sg13g2_nor2_2)
     5    0.025097    0.077564    0.081786    0.691388 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.077604    0.001405    0.692793 ^ _144_/A (sg13g2_nand2_1)
     2    0.011158    0.061167    0.071213    0.764005 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061178    0.000680    0.764685 v _212_/B (sg13g2_nor2_1)
     2    0.012846    0.083208    0.082185    0.846870 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.083218    0.000739    0.847609 ^ _213_/C (sg13g2_nand3_1)
     2    0.012431    0.089436    0.105746    0.953356 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.089443    0.000667    0.954022 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002142    0.040276    0.037643    0.991665 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.040276    0.000149    0.991814 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003523    0.024082    0.255098    1.246912 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.024082    0.000140    1.247051 ^ _219_/A (sg13g2_inv_1)
     1    0.003433    0.013660    0.019926    1.266977 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013661    0.000243    1.267220 v _301_/D (sg13g2_dfrbpq_1)
                                              1.267220   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519   25.101599 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851599   clock uncertainty
                                  0.000000   24.851599   clock reconvergence pessimism
                                 -0.067707   24.783892   library setup time
                                             24.783892   data required time
---------------------------------------------------------------------------------------------
                                             24.783892   data required time
                                             -1.267220   data arrival time
---------------------------------------------------------------------------------------------
                                             23.516672   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053010    0.000546    0.484094 v fanout55/A (sg13g2_buf_8)
     8    0.045082    0.022677    0.066390    0.550484 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023700    0.003652    0.554136 v _191_/B (sg13g2_xnor2_1)
     2    0.007028    0.042779    0.068996    0.623132 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.042780    0.000461    0.623592 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010350    0.090644    0.091644    0.715236 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.090646    0.000282    0.715518 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014849    0.082628    0.098828    0.814347 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.082644    0.000955    0.815302 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011378    0.098593    0.112159    0.927461 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.098608    0.000958    0.928419 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010221    0.063100    0.083773    1.012192 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.063134    0.000653    1.012845 v _208_/B (sg13g2_xor2_1)
     1    0.002558    0.037164    0.071116    1.083961 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.037164    0.000095    1.084056 v _298_/D (sg13g2_dfrbpq_1)
                                              1.084056   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000476   25.101555 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851557   clock uncertainty
                                  0.000000   24.851557   clock reconvergence pessimism
                                 -0.074008   24.777548   library setup time
                                             24.777548   data required time
---------------------------------------------------------------------------------------------
                                             24.777548   data required time
                                             -1.084056   data arrival time
---------------------------------------------------------------------------------------------
                                             23.693493   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053010    0.000546    0.484094 v fanout55/A (sg13g2_buf_8)
     8    0.045082    0.022677    0.066390    0.550484 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023700    0.003652    0.554136 v _191_/B (sg13g2_xnor2_1)
     2    0.007028    0.042779    0.068996    0.623132 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.042780    0.000461    0.623592 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010350    0.090644    0.091644    0.715236 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.090646    0.000282    0.715518 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014849    0.082628    0.098828    0.814347 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.082644    0.000955    0.815302 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011378    0.098593    0.112159    0.927461 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.098605    0.000846    0.928307 ^ _204_/B (sg13g2_xor2_1)
     1    0.001787    0.034491    0.078773    1.007079 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034491    0.000069    1.007148 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.007148   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015584    0.000709   25.101788 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851789   clock uncertainty
                                  0.000000   24.851789   clock reconvergence pessimism
                                 -0.080007   24.771782   library setup time
                                             24.771782   data required time
---------------------------------------------------------------------------------------------
                                             24.771782   data required time
                                             -1.007148   data arrival time
---------------------------------------------------------------------------------------------
                                             23.764633   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053010    0.000546    0.484094 v fanout55/A (sg13g2_buf_8)
     8    0.045082    0.022677    0.066390    0.550484 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023700    0.003652    0.554136 v _191_/B (sg13g2_xnor2_1)
     2    0.007028    0.042779    0.068996    0.623132 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.042780    0.000383    0.623515 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005893    0.031141    0.267328    0.890842 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.031141    0.000238    0.891081 v _192_/B (sg13g2_xnor2_1)
     1    0.001983    0.024628    0.057201    0.948282 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.024628    0.000075    0.948357 v _294_/D (sg13g2_dfrbpq_1)
                                              0.948357   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737   25.102320 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.852320   clock uncertainty
                                  0.000000   24.852320   clock reconvergence pessimism
                                 -0.070521   24.781799   library setup time
                                             24.781799   data required time
---------------------------------------------------------------------------------------------
                                             24.781799   data required time
                                             -0.948357   data arrival time
---------------------------------------------------------------------------------------------
                                             23.833443   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053010    0.000546    0.484094 v fanout55/A (sg13g2_buf_8)
     8    0.045082    0.022677    0.066390    0.550484 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023700    0.003652    0.554136 v _191_/B (sg13g2_xnor2_1)
     2    0.007028    0.042779    0.068996    0.623132 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.042780    0.000461    0.623592 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010350    0.090644    0.091644    0.715236 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.090646    0.000282    0.715518 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014849    0.082628    0.098828    0.814347 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.082646    0.001024    0.815371 v _200_/A (sg13g2_xor2_1)
     1    0.002396    0.036856    0.078278    0.893648 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036856    0.000091    0.893740 v _296_/D (sg13g2_dfrbpq_1)
                                              0.893740   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000270   25.101852 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851852   clock uncertainty
                                  0.000000   24.851852   clock reconvergence pessimism
                                 -0.073801   24.778051   library setup time
                                             24.778051   data required time
---------------------------------------------------------------------------------------------
                                             24.778051   data required time
                                             -0.893740   data arrival time
---------------------------------------------------------------------------------------------
                                             23.884310   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998    0.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679    0.101079 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015579    0.000519    0.101598 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002162    0.012169    0.106764    0.208362 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012169    0.000083    0.208446 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015569    0.053005    0.275103    0.483548 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.053010    0.000546    0.484094 v fanout55/A (sg13g2_buf_8)
     8    0.045082    0.022677    0.066390    0.550484 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023700    0.003652    0.554136 v _191_/B (sg13g2_xnor2_1)
     2    0.007028    0.042779    0.068996    0.623132 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.042780    0.000461    0.623592 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010350    0.090644    0.091644    0.715236 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.090651    0.000608    0.715844 ^ _196_/A (sg13g2_xor2_1)
     1    0.001696    0.035325    0.079301    0.795145 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.035325    0.000066    0.795211 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.795211   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000723   25.102304 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852306   clock uncertainty
                                  0.000000   24.852306   clock reconvergence pessimism
                                 -0.077761   24.774546   library setup time
                                             24.774546   data required time
---------------------------------------------------------------------------------------------
                                             24.774546   data required time
                                             -0.795211   data arrival time
---------------------------------------------------------------------------------------------
                                             23.979334   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000344    0.101928 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002582    0.012926    0.107690    0.209618 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.012926    0.000162    0.209779 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009928    0.039666    0.261989    0.471768 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039667    0.000791    0.472559 v fanout77/A (sg13g2_buf_8)
     7    0.047129    0.022696    0.061741    0.534300 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.023216    0.002443    0.536743 v _128_/A (sg13g2_inv_2)
     5    0.023614    0.036193    0.035712    0.572455 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036194    0.000171    0.572626 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.572626   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901   25.056303 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279   25.101582 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016240    0.000345   25.101927 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851927   clock uncertainty
                                  0.000000   24.851927   clock reconvergence pessimism
                                 -0.080348   24.771580   library setup time
                                             24.771580   data required time
---------------------------------------------------------------------------------------------
                                             24.771580   data required time
                                             -0.572626   data arrival time
---------------------------------------------------------------------------------------------
                                             24.198954   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004153    0.011676    0.002073    5.002073 v rst (in)
                                                         rst (net)
                      0.011676    0.000000    5.002073 v input1/A (sg13g2_buf_1)
     2    0.013156    0.033261    0.054441    5.056514 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.033320    0.001010    5.057524 v fanout78/A (sg13g2_buf_8)
     8    0.035825    0.019584    0.057235    5.114759 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020126    0.002721    5.117480 v _289_/A (sg13g2_inv_1)
     1    0.007657    0.025646    0.027745    5.145226 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.025667    0.000576    5.145802 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.145802   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014755    0.020461    0.008463   25.008461 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000   25.008461 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046940   25.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016922    0.000998   25.056400 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.015575    0.044679   25.101080 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000476   25.101555 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.851557   clock uncertainty
                                  0.000000   24.851557   clock reconvergence pessimism
                                 -0.082679   24.768877   library recovery time
                                             24.768877   data required time
---------------------------------------------------------------------------------------------
                                             24.768877   data required time
                                             -5.145802   data arrival time
---------------------------------------------------------------------------------------------
                                             19.623075   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014755    0.020461    0.008462    0.008462 ^ clk (in)
                                                         clk (net)
                      0.020471    0.000000    0.008462 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023436    0.016904    0.046941    0.055403 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016919    0.000901    0.056304 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021687    0.016239    0.045279    0.101584 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016249    0.000737    0.102321 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003130    0.013911    0.108587    0.210907 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013911    0.000197    0.211104 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010249    0.040393    0.263214    0.474318 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.040394    0.000825    0.475144 v fanout75/A (sg13g2_buf_8)
     6    0.038728    0.020559    0.060245    0.535389 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021325    0.002940    0.538329 v fanout73/A (sg13g2_buf_8)
     8    0.036610    0.019249    0.053067    0.591396 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.019494    0.001627    0.593023 v _146_/A1 (sg13g2_o21ai_1)
     4    0.025289    0.179661    0.155199    0.748222 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.179667    0.000857    0.749078 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008604    0.066284    0.096164    0.845243 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066284    0.000273    0.845515 v _267_/A1 (sg13g2_o21ai_1)
     1    0.006419    0.068544    0.084133    0.929649 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.068545    0.000493    0.930142 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004664    0.042403    0.055989    0.986131 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.042404    0.000321    0.986452 v _273_/A (sg13g2_nor2_1)
     1    0.005339    0.044030    0.049960    1.036412 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.044034    0.000383    1.036795 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006731    0.050494    0.052016    1.088811 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.050495    0.000438    1.089249 v output15/A (sg13g2_buf_1)
     1    0.011667    0.031270    0.064639    1.153888 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031274    0.000396    1.154284 v sine_out[1] (out)
                                              1.154284   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.154284   data arrival time
---------------------------------------------------------------------------------------------
                                             18.595716   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           2.282744e-05 0.000000e+00 9.760496e-09 2.283720e-05  57.9%
Combinational        2.852259e-07 3.832593e-07 9.025899e-08 7.587442e-07   1.9%
Clock                1.119639e-05 4.495152e-06 1.244539e-07 1.581599e-05  40.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                3.430905e-05 4.878411e-06 2.244729e-07 3.941194e-05 100.0%
                            87.1%        12.4%         0.6%
%OL_METRIC_F power__internal__total 3.4309054171899334e-5
%OL_METRIC_F power__switching__total 4.878411345998757e-6
%OL_METRIC_F power__leakage__total 2.244729273570556e-7
%OL_METRIC_F power__total 3.9411937905242667e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.2507225886760135
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.101598 source latency _301_/CLK ^
-0.102321 target latency _294_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250723 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.2507645551075312
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.102321 source latency _294_/CLK ^
-0.101556 target latency _298_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250765 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.16820012525536518
nom_fast_1p32V_m40C: 0.16820012525536518
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 18.595715715840186
nom_fast_1p32V_m40C: 18.595715715840186
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.168200
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 23.344467
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.101556         network latency _298_/CLK
        0.102321 network latency _294_/CLK
---------------
0.101556 0.102321 latency
        0.000765 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.104190         network latency _298_/CLK
        0.104804 network latency _294_/CLK
---------------
0.104190 0.104804 latency
        0.000614 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.66 fmax = 604.04
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
