{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679757019748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679757019748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 11:10:19 2023 " "Processing started: Sat Mar 25 11:10:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679757019748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679757019748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679757019748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679757020077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020129 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1679757020132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file busencodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncodertb " "Found entity 1: busEncodertb" {  } { { "busEncodertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtb.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUXtb " "Found entity 1: busMUXtb" {  } { { "busMUXtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020142 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16 " "Found entity 2: cla_16" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020142 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_4 " "Found entity 3: cla_4" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_and_32bit " "Found entity 1: log_and_32bit" {  } { { "log_and_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_or_32bit " "Found entity 1: log_or_32bit" {  } { { "log_or_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbustb.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbustb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBustb " "Found entity 1: bidirectionalBustb" {  } { { "bidirectionalBustb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipliertb " "Found entity 1: multipliertb" {  } { { "multipliertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisiontb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisiontb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisiontb " "Found entity 1: divisiontb" {  } { { "divisiontb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incpc datapath.v(4) " "Verilog HDL Declaration information at datapath.v(4): object \"IncPC\" differs only in case from object \"incpc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679757020184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020195 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdrmux2to1 " "Found entity 2: mdrmux2to1" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addertb " "Found entity 1: addertb" {  } { { "addertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRtb " "Found entity 1: MDRtb" {  } { { "MDRtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtb " "Found entity 1: ALUtb" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020206 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb2.v(45) " "Verilog HDL information at datapath_tb2.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb2 " "Found entity 1: datapath_tb2" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb3.v(45) " "Verilog HDL information at datapath_tb3.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb3.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb3 " "Found entity 1: datapath_tb3" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb4.v(45) " "Verilog HDL information at datapath_tb4.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb4.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb4 " "Found entity 1: datapath_tb4" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020214 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb5.v(45) " "Verilog HDL information at datapath_tb5.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb5.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb5.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb5 " "Found entity 1: datapath_tb5" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb6.v(45) " "Verilog HDL information at datapath_tb6.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb6.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb6.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb6 " "Found entity 1: datapath_tb6" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb7.v(45) " "Verilog HDL information at datapath_tb7.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb7.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb7.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb7 " "Found entity 1: datapath_tb7" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020223 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb8.v(45) " "Verilog HDL information at datapath_tb8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb8.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb8.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb8 " "Found entity 1: datapath_tb8" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb9.v(45) " "Verilog HDL information at datapath_tb9.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb9.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb9.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb9 " "Found entity 1: datapath_tb9" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020228 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb10.v(45) " "Verilog HDL information at datapath_tb10.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb10.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb10.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb10 " "Found entity 1: datapath_tb10" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb11.v(45) " "Verilog HDL information at datapath_tb11.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb11.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb11.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb11 " "Found entity 1: datapath_tb11" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020233 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb12.v(45) " "Verilog HDL information at datapath_tb12.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb12.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb12.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb12 " "Found entity 1: datapath_tb12" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb13.v(45) " "Verilog HDL information at datapath_tb13.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679757020241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb13.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb13.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb13 " "Found entity 1: datapath_tb13" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 2 2 " "Found 2 design units, including 2 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncode " "Found entity 1: selectAndEncode" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020244 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4to16 " "Found entity 2: decoder4to16" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.v 3 3 " "Found 3 design units, including 3 entities, in source file conff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020247 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020247 ""} { "Info" "ISGN_ENTITY_NAME" "3 ff_register " "Found entity 3: ff_register" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstructionstb " "Found entity 1: loadInstructionstb" {  } { { "loadInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtb " "Found entity 1: ramtb" {  } { { "ramtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ramtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encodetb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encodetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encodetb " "Found entity 1: select_encodetb" {  } { { "select_encodetb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/select_encodetb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstruction2tb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstruction2tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstruction2tb " "Found entity 1: loadInstruction2tb" {  } { { "loadInstruction2tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstruction2tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementpc.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementPC " "Found entity 1: incrementPC" {  } { { "incrementPC.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file storeinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeInstructionstb " "Found entity 1: storeInstructionstb" {  } { { "storeInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/storeInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateaddtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateaddtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAddtb " "Found entity 1: immediateAddtb" {  } { { "immediateAddtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAddtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateandtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateandtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAndtb " "Found entity 1: immediateAndtb" {  } { { "immediateAndtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAndtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateortb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateortb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateOrtb " "Found entity 1: immediateOrtb" {  } { { "immediateOrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateOrtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchzrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchzrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchzrtb " "Found entity 1: branchzrtb" {  } { { "branchzrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchzrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchnztb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchnztb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchnztb " "Found entity 1: branchnztb" {  } { { "branchnztb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchnztb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpltb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchpltb " "Found entity 1: branchpltb" {  } { { "branchpltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchpltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchmitb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchmitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchmitb " "Found entity 1: branchmitb" {  } { { "branchmitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchmitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file jrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jrtb " "Found entity 1: jrtb" {  } { { "jrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaltb.v 1 1 " "Found 1 design units, including 1 entities, in source file jaltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jaltb " "Found entity 1: jaltb" {  } { { "jaltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jaltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhitb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhitb " "Found entity 1: mfhitb" {  } { { "mfhitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mfhitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflotb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflotb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflotb " "Found entity 1: mflotb" {  } { { "mflotb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mflotb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file outporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 outporttb " "Found entity 1: outporttb" {  } { { "outporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/outporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file inporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 inporttb " "Found entity 1: inporttb" {  } { { "inporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/inporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757020307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757020307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IncPC ALUtb.v(9) " "Verilog HDL Implicit Net warning at ALUtb.v(9): created implicit net for \"IncPC\"" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757020307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679757020527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cUnit\"" {  } { { "datapath.v" "cUnit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020608 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(51) " "Verilog HDL Case Statement warning at control_unit.v(51): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679757020612 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(45) " "Verilog HDL Case Statement warning at control_unit.v(45): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679757020614 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(45) " "Verilog HDL Case Statement information at control_unit.v(45): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679757020615 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "present_state control_unit.v(42) " "Verilog HDL Always Construct warning at control_unit.v(42): inferring latch(es) for variable \"present_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020616 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(183) " "Verilog HDL Case Statement information at control_unit.v(183): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679757020619 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020620 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020620 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020620 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020620 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Zin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPORTin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"OUTPORTin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHIout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"ZHIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020621 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLOout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"ZLOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INPORTout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"INPORTout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPORTout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"OUTPORTout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Yout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020622 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020623 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regIn control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"regIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020624 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run control_unit.v(182) " "Verilog HDL Always Construct warning at control_unit.v(182): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679757020624 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run control_unit.v(182) " "Inferred latch for \"Run\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020627 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[0\] control_unit.v(182) " "Inferred latch for \"regIn\[0\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020627 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[1\] control_unit.v(182) " "Inferred latch for \"regIn\[1\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020627 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[2\] control_unit.v(182) " "Inferred latch for \"regIn\[2\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[3\] control_unit.v(182) " "Inferred latch for \"regIn\[3\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[4\] control_unit.v(182) " "Inferred latch for \"regIn\[4\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[5\] control_unit.v(182) " "Inferred latch for \"regIn\[5\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[6\] control_unit.v(182) " "Inferred latch for \"regIn\[6\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[7\] control_unit.v(182) " "Inferred latch for \"regIn\[7\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[8\] control_unit.v(182) " "Inferred latch for \"regIn\[8\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[9\] control_unit.v(182) " "Inferred latch for \"regIn\[9\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[10\] control_unit.v(182) " "Inferred latch for \"regIn\[10\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[11\] control_unit.v(182) " "Inferred latch for \"regIn\[11\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[12\] control_unit.v(182) " "Inferred latch for \"regIn\[12\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[13\] control_unit.v(182) " "Inferred latch for \"regIn\[13\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[14\] control_unit.v(182) " "Inferred latch for \"regIn\[14\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[15\] control_unit.v(182) " "Inferred latch for \"regIn\[15\]\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020628 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(182) " "Inferred latch for \"MARin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write control_unit.v(182) " "Inferred latch for \"Write\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(182) " "Inferred latch for \"IncPC\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read control_unit.v(182) " "Inferred latch for \"Read\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(182) " "Inferred latch for \"BAout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(182) " "Inferred latch for \"Rout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(182) " "Inferred latch for \"Rin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(182) " "Inferred latch for \"Grc\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(182) " "Inferred latch for \"Grb\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(182) " "Inferred latch for \"Gra\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(182) " "Inferred latch for \"Cout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yout control_unit.v(182) " "Inferred latch for \"Yout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPORTout control_unit.v(182) " "Inferred latch for \"OUTPORTout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INPORTout control_unit.v(182) " "Inferred latch for \"INPORTout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(182) " "Inferred latch for \"MDRout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020629 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(182) " "Inferred latch for \"PCout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLOout control_unit.v(182) " "Inferred latch for \"ZLOout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHIout control_unit.v(182) " "Inferred latch for \"ZHIout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(182) " "Inferred latch for \"LOout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(182) " "Inferred latch for \"HIout\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPORTin control_unit.v(182) " "Inferred latch for \"OUTPORTin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(182) " "Inferred latch for \"CONin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.v(182) " "Inferred latch for \"IRin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(182) " "Inferred latch for \"Yin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.v(182) " "Inferred latch for \"Zin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(182) " "Inferred latch for \"MDRin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.v(182) " "Inferred latch for \"PCin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(182) " "Inferred latch for \"LOin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(182) " "Inferred latch for \"HIin\" at control_unit.v(182)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.halt3 control_unit.v(45) " "Inferred latch for \"present_state.halt3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020630 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.nop3 control_unit.v(45) " "Inferred latch for \"present_state.nop3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.out3 control_unit.v(45) " "Inferred latch for \"present_state.out3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.in3 control_unit.v(45) " "Inferred latch for \"present_state.in3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mflo3 control_unit.v(45) " "Inferred latch for \"present_state.mflo3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mfhi3 control_unit.v(45) " "Inferred latch for \"present_state.mfhi3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.jal4 control_unit.v(45) " "Inferred latch for \"present_state.jal4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.jal3 control_unit.v(45) " "Inferred latch for \"present_state.jal3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.jr3 control_unit.v(45) " "Inferred latch for \"present_state.jr3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br7 control_unit.v(45) " "Inferred latch for \"present_state.br7\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br6 control_unit.v(45) " "Inferred latch for \"present_state.br6\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br5 control_unit.v(45) " "Inferred latch for \"present_state.br5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br4 control_unit.v(45) " "Inferred latch for \"present_state.br4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020631 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br3 control_unit.v(45) " "Inferred latch for \"present_state.br3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ori5 control_unit.v(45) " "Inferred latch for \"present_state.ori5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ori4 control_unit.v(45) " "Inferred latch for \"present_state.ori4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ori3 control_unit.v(45) " "Inferred latch for \"present_state.ori3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.andi5 control_unit.v(45) " "Inferred latch for \"present_state.andi5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.andi4 control_unit.v(45) " "Inferred latch for \"present_state.andi4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.andi3 control_unit.v(45) " "Inferred latch for \"present_state.andi3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.addi5 control_unit.v(45) " "Inferred latch for \"present_state.addi5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.addi4 control_unit.v(45) " "Inferred latch for \"present_state.addi4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.addi3 control_unit.v(45) " "Inferred latch for \"present_state.addi3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st7 control_unit.v(45) " "Inferred latch for \"present_state.st7\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st6 control_unit.v(45) " "Inferred latch for \"present_state.st6\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st5 control_unit.v(45) " "Inferred latch for \"present_state.st5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st4 control_unit.v(45) " "Inferred latch for \"present_state.st4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020632 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st3 control_unit.v(45) " "Inferred latch for \"present_state.st3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ldi5 control_unit.v(45) " "Inferred latch for \"present_state.ldi5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ldi4 control_unit.v(45) " "Inferred latch for \"present_state.ldi4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ldi3 control_unit.v(45) " "Inferred latch for \"present_state.ldi3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld7 control_unit.v(45) " "Inferred latch for \"present_state.ld7\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld6 control_unit.v(45) " "Inferred latch for \"present_state.ld6\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld5 control_unit.v(45) " "Inferred latch for \"present_state.ld5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld4 control_unit.v(45) " "Inferred latch for \"present_state.ld4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld3 control_unit.v(45) " "Inferred latch for \"present_state.ld3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.not4 control_unit.v(45) " "Inferred latch for \"present_state.not4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.not3 control_unit.v(45) " "Inferred latch for \"present_state.not3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.neg4 control_unit.v(45) " "Inferred latch for \"present_state.neg4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.neg3 control_unit.v(45) " "Inferred latch for \"present_state.neg3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020633 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ror5 control_unit.v(45) " "Inferred latch for \"present_state.ror5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ror4 control_unit.v(45) " "Inferred latch for \"present_state.ror4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ror3 control_unit.v(45) " "Inferred latch for \"present_state.ror3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.rol5 control_unit.v(45) " "Inferred latch for \"present_state.rol5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.rol4 control_unit.v(45) " "Inferred latch for \"present_state.rol4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.rol3 control_unit.v(45) " "Inferred latch for \"present_state.rol3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shr5 control_unit.v(45) " "Inferred latch for \"present_state.shr5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shr4 control_unit.v(45) " "Inferred latch for \"present_state.shr4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shr3 control_unit.v(45) " "Inferred latch for \"present_state.shr3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shl5 control_unit.v(45) " "Inferred latch for \"present_state.shl5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shl4 control_unit.v(45) " "Inferred latch for \"present_state.shl4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shl3 control_unit.v(45) " "Inferred latch for \"present_state.shl3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.and5 control_unit.v(45) " "Inferred latch for \"present_state.and5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020634 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.and4 control_unit.v(45) " "Inferred latch for \"present_state.and4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.and3 control_unit.v(45) " "Inferred latch for \"present_state.and3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.or5 control_unit.v(45) " "Inferred latch for \"present_state.or5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.or4 control_unit.v(45) " "Inferred latch for \"present_state.or4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.or3 control_unit.v(45) " "Inferred latch for \"present_state.or3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div6 control_unit.v(45) " "Inferred latch for \"present_state.div6\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div5 control_unit.v(45) " "Inferred latch for \"present_state.div5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div4 control_unit.v(45) " "Inferred latch for \"present_state.div4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div3 control_unit.v(45) " "Inferred latch for \"present_state.div3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul6 control_unit.v(45) " "Inferred latch for \"present_state.mul6\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul5 control_unit.v(45) " "Inferred latch for \"present_state.mul5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul4 control_unit.v(45) " "Inferred latch for \"present_state.mul4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul3 control_unit.v(45) " "Inferred latch for \"present_state.mul3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020635 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.sub5 control_unit.v(45) " "Inferred latch for \"present_state.sub5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.sub4 control_unit.v(45) " "Inferred latch for \"present_state.sub4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.sub3 control_unit.v(45) " "Inferred latch for \"present_state.sub3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.add5 control_unit.v(45) " "Inferred latch for \"present_state.add5\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.add4 control_unit.v(45) " "Inferred latch for \"present_state.add4\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.add3 control_unit.v(45) " "Inferred latch for \"present_state.add3\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch2 control_unit.v(45) " "Inferred latch for \"present_state.fetch2\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch1 control_unit.v(45) " "Inferred latch for \"present_state.fetch1\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch0 control_unit.v(45) " "Inferred latch for \"present_state.fetch0\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.reset_state control_unit.v(45) " "Inferred latch for \"present_state.reset_state\" at control_unit.v(45)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679757020636 "|datapath|control_unit:cUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncode selectAndEncode:selogic " "Elaborating entity \"selectAndEncode\" for hierarchy \"selectAndEncode:selogic\"" {  } { { "datapath.v" "selogic" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 selectAndEncode:selogic\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"selectAndEncode:selogic\|decoder4to16:decoder\"" {  } { { "selectAndEncode.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "datapath.v" "memory" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busEncoder busEncoder:enc " "Elaborating entity \"busEncoder\" for hierarchy \"busEncoder:enc\"" {  } { { "datapath.v" "enc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020707 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement warning at busEncoder.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1679757020720 "|datapath|busEncoder:enc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement information at busEncoder.v(6): all case item expressions in this case statement are onehot" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679757020721 "|datapath|busEncoder:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMUX busMUX:mux " "Elaborating entity \"busMUX\" for hierarchy \"busMUX:mux\"" {  } { { "datapath.v" "mux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R0 " "Elaborating entity \"Register\" for hierarchy \"Register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr_reg " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr_reg\"" {  } { { "datapath.v" "mdr_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdrmux2to1 MDR:mdr_reg\|mdrmux2to1:MDMux " "Elaborating entity \"mdrmux2to1\" for hierarchy \"MDR:mdr_reg\|mdrmux2to1:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar mar:mar_reg " "Elaborating entity \"mar\" for hierarchy \"mar:mar_reg\"" {  } { { "datapath.v" "mar_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementPC incrementPC:incpc " "Elaborating entity \"incrementPC\" for hierarchy \"incrementPC:incpc\"" {  } { { "datapath.v" "incpc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic conff_logic:CONFF " "Elaborating entity \"conff_logic\" for hierarchy \"conff_logic:CONFF\"" {  } { { "datapath.v" "CONFF" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(10) " "Verilog HDL assignment warning at conff_logic.v(10): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757020858 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(11) " "Verilog HDL assignment warning at conff_logic.v(11): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757020858 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(12) " "Verilog HDL assignment warning at conff_logic.v(12): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757020858 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(13) " "Verilog HDL assignment warning at conff_logic.v(13): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757020858 "|datapath|conff_logic:CONFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff_logic:CONFF\|decoder2to4:decoder " "Elaborating entity \"decoder2to4\" for hierarchy \"conff_logic:CONFF\|decoder2to4:decoder\"" {  } { { "conff_logic.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_register conff_logic:CONFF\|ff_register:CON " "Elaborating entity \"ff_register\" for hierarchy \"conff_logic:CONFF\|ff_register:CON\"" {  } { { "conff_logic.v" "CON" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020872 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d conff_logic.v(37) " "Verilog HDL Always Construct warning at conff_logic.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679757020883 "|datapath|conff_logic:CONFF|ff_register:CON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:logic_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:logic_unit\"" {  } { { "datapath.v" "logic_unit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:logic_unit\|adder:add_instance " "Elaborating entity \"adder\" for hierarchy \"ALU:logic_unit\|adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16 ALU:logic_unit\|adder:add_instance\|cla_16:instance1 " "Elaborating entity \"cla_16\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1 " "Elaborating entity \"cla_4\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:logic_unit\|sub:sub_instance " "Elaborating entity \"sub\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:logic_unit\|sub:sub_instance\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\|negate:negate_instance\"" {  } { { "sub.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757020975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_and_32bit ALU:logic_unit\|log_and_32bit:land_instance " "Elaborating entity \"log_and_32bit\" for hierarchy \"ALU:logic_unit\|log_and_32bit:land_instance\"" {  } { { "ALU.v" "land_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_or_32bit ALU:logic_unit\|log_or_32bit:lor_instance " "Elaborating entity \"log_or_32bit\" for hierarchy \"ALU:logic_unit\|log_or_32bit:lor_instance\"" {  } { { "ALU.v" "lor_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:logic_unit\|shift_right:shr_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:logic_unit\|shift_right:shr_instance\"" {  } { { "ALU.v" "shr_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic ALU:logic_unit\|shift_right_arithmetic:shra_instance " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"ALU:logic_unit\|shift_right_arithmetic:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:logic_unit\|shift_left:shl_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:logic_unit\|shift_left:shl_instance\"" {  } { { "ALU.v" "shl_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:logic_unit\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:logic_unit\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:logic_unit\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:logic_unit\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:logic_unit\|multiplier:mul_instance " "Elaborating entity \"multiplier\" for hierarchy \"ALU:logic_unit\|multiplier:mul_instance\"" {  } { { "ALU.v" "mul_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021098 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(23) " "Verilog HDL Case Statement warning at multiplier.v(23): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679757021115 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(24) " "Verilog HDL assignment warning at multiplier.v(24): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021115 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(25) " "Verilog HDL Case Statement warning at multiplier.v(25): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679757021115 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 multiplier.v(26) " "Verilog HDL assignment warning at multiplier.v(26): truncated value with size 34 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021115 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(27) " "Verilog HDL Case Statement warning at multiplier.v(27): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679757021116 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(28) " "Verilog HDL assignment warning at multiplier.v(28): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021116 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(23) " "Verilog HDL assignment warning at multiplier.v(23): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021116 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(25) " "Verilog HDL assignment warning at multiplier.v(25): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021116 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(27) " "Verilog HDL assignment warning at multiplier.v(27): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021116 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 multiplier.v(34) " "Verilog HDL assignment warning at multiplier.v(34): truncated value with size 66 to match size of target (64)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679757021116 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division ALU:logic_unit\|division:div_instance " "Elaborating entity \"division\" for hierarchy \"ALU:logic_unit\|division:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 ALU:logic_unit\|not_32:not_instance " "Elaborating entity \"not_32\" for hierarchy \"ALU:logic_unit\|not_32:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757021136 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram:memory\|ram " "Created node \"ram:memory\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "ram.v" "ram" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1679757022414 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679757030472 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1679757030472 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679757030472 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add3\"" {  } { { "division.v" "Add3" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add5\"" {  } { { "division.v" "Add5" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add7\"" {  } { { "division.v" "Add7" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add9\"" {  } { { "division.v" "Add9" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add11\"" {  } { { "division.v" "Add11" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add13\"" {  } { { "division.v" "Add13" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add15\"" {  } { { "division.v" "Add15" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add17\"" {  } { { "division.v" "Add17" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add19\"" {  } { { "division.v" "Add19" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add21\"" {  } { { "division.v" "Add21" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add23\"" {  } { { "division.v" "Add23" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add25\"" {  } { { "division.v" "Add25" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add27\"" {  } { { "division.v" "Add27" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add29\"" {  } { { "division.v" "Add29" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add31\"" {  } { { "division.v" "Add31" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add33\"" {  } { { "division.v" "Add33" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add35\"" {  } { { "division.v" "Add35" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add37\"" {  } { { "division.v" "Add37" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add39\"" {  } { { "division.v" "Add39" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add41\"" {  } { { "division.v" "Add41" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add43\"" {  } { { "division.v" "Add43" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add45\"" {  } { { "division.v" "Add45" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add47\"" {  } { { "division.v" "Add47" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add49\"" {  } { { "division.v" "Add49" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add51\"" {  } { { "division.v" "Add51" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add53\"" {  } { { "division.v" "Add53" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add55\"" {  } { { "division.v" "Add55" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add57\"" {  } { { "division.v" "Add57" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add59\"" {  } { { "division.v" "Add59" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add61 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add61\"" {  } { { "division.v" "Add61" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030477 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679757030477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679757030671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7d81 " "Found entity 1: altsyncram_7d81" {  } { { "db/altsyncram_7d81.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_7d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757030771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757030771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3\"" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757030834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3 " "Instantiated megafunction \"ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757030834 ""}  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679757030834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679757030905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679757030905 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|ZHIout control_unit:cUnit\|HIin " "Duplicate LATCH primitive \"control_unit:cUnit\|ZHIout\" merged with LATCH primitive \"control_unit:cUnit\|HIin\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757033216 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|Cout control_unit:cUnit\|Zin " "Duplicate LATCH primitive \"control_unit:cUnit\|Cout\" merged with LATCH primitive \"control_unit:cUnit\|Zin\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679757033216 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1679757033216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|HIin " "Latch control_unit:cUnit\|HIin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.div6_1780 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.div6_1780" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|LOin " "Latch control_unit:cUnit\|LOin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.div5_1790 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.div5_1790" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|PCin " "Latch control_unit:cUnit\|PCin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.jal4_1260 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.jal4_1260" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|MDRin " "Latch control_unit:cUnit\|MDRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.st6_1440 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.st6_1440" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Zin " "Latch control_unit:cUnit\|Zin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.br5_1310 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.br5_1310" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Yin " "Latch control_unit:cUnit\|Yin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.br4_1320 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.br4_1320" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|MARin " "Latch control_unit:cUnit\|MARin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.st6_1440 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.st6_1440" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|IRin " "Latch control_unit:cUnit\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.fetch2_1920 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.fetch2_1920" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|CONin " "Latch control_unit:cUnit\|CONin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.br3_1330 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.br3_1330" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033221 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|HIout " "Latch control_unit:cUnit\|HIout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.mfhi3_1250 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.mfhi3_1250" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|LOout " "Latch control_unit:cUnit\|LOout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.mflo3_1240 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.mflo3_1240" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|ZLOout " "Latch control_unit:cUnit\|ZLOout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.br6_1300 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.br6_1300" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|PCout " "Latch control_unit:cUnit\|PCout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.jal3_1270 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.jal3_1270" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|MDRout " "Latch control_unit:cUnit\|MDRout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.ld7_1510 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.ld7_1510" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Gra " "Latch control_unit:cUnit\|Gra has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.mflo3_1240 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.mflo3_1240" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Grb " "Latch control_unit:cUnit\|Grb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.ori3_1360 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.ori3_1360" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Rin " "Latch control_unit:cUnit\|Rin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.mflo3_1240 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.mflo3_1240" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Rout " "Latch control_unit:cUnit\|Rout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.jal4_1260 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.jal4_1260" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033222 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|BAout " "Latch control_unit:cUnit\|BAout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.st3_1470 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.st3_1470" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Read " "Latch control_unit:cUnit\|Read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.ld6_1520 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.ld6_1520" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|IncPC " "Latch control_unit:cUnit\|IncPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.fetch1_1930 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.fetch1_1930" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Write " "Latch control_unit:cUnit\|Write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.st6_1440 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.st6_1440" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|regIn\[15\] " "Latch control_unit:cUnit\|regIn\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state.jal4_1260 " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state.jal4_1260" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.div6_1780 " "Latch control_unit:cUnit\|present_state.div6_1780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.mul6_1820 " "Latch control_unit:cUnit\|present_state.mul6_1820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.halt3_1200 " "Latch control_unit:cUnit\|present_state.halt3_1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033223 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.nop3_1210 " "Latch control_unit:cUnit\|present_state.nop3_1210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.mflo3_1240 " "Latch control_unit:cUnit\|present_state.mflo3_1240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.mfhi3_1250 " "Latch control_unit:cUnit\|present_state.mfhi3_1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.jal4_1260 " "Latch control_unit:cUnit\|present_state.jal4_1260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.jal3_1270 " "Latch control_unit:cUnit\|present_state.jal3_1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.jr3_1280 " "Latch control_unit:cUnit\|present_state.jr3_1280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.br7_1290 " "Latch control_unit:cUnit\|present_state.br7_1290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.br6_1300 " "Latch control_unit:cUnit\|present_state.br6_1300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.br5_1310 " "Latch control_unit:cUnit\|present_state.br5_1310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.br4_1320 " "Latch control_unit:cUnit\|present_state.br4_1320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033224 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.br3_1330 " "Latch control_unit:cUnit\|present_state.br3_1330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ori5_1340 " "Latch control_unit:cUnit\|present_state.ori5_1340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ori4_1350 " "Latch control_unit:cUnit\|present_state.ori4_1350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ori3_1360 " "Latch control_unit:cUnit\|present_state.ori3_1360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.andi5_1370 " "Latch control_unit:cUnit\|present_state.andi5_1370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.andi4_1380 " "Latch control_unit:cUnit\|present_state.andi4_1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.andi3_1390 " "Latch control_unit:cUnit\|present_state.andi3_1390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033225 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.addi5_1400 " "Latch control_unit:cUnit\|present_state.addi5_1400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.addi4_1410 " "Latch control_unit:cUnit\|present_state.addi4_1410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.addi3_1420 " "Latch control_unit:cUnit\|present_state.addi3_1420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.st7_1430 " "Latch control_unit:cUnit\|present_state.st7_1430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.st6_1440 " "Latch control_unit:cUnit\|present_state.st6_1440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.st5_1450 " "Latch control_unit:cUnit\|present_state.st5_1450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.st4_1460 " "Latch control_unit:cUnit\|present_state.st4_1460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.st3_1470 " "Latch control_unit:cUnit\|present_state.st3_1470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033226 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ldi5_1480 " "Latch control_unit:cUnit\|present_state.ldi5_1480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ldi4_1490 " "Latch control_unit:cUnit\|present_state.ldi4_1490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ldi3_1500 " "Latch control_unit:cUnit\|present_state.ldi3_1500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ld7_1510 " "Latch control_unit:cUnit\|present_state.ld7_1510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ld6_1520 " "Latch control_unit:cUnit\|present_state.ld6_1520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ld5_1530 " "Latch control_unit:cUnit\|present_state.ld5_1530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ld4_1540 " "Latch control_unit:cUnit\|present_state.ld4_1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ld3_1550 " "Latch control_unit:cUnit\|present_state.ld3_1550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033227 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.not4_1560 " "Latch control_unit:cUnit\|present_state.not4_1560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.not3_1570 " "Latch control_unit:cUnit\|present_state.not3_1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.neg4_1580 " "Latch control_unit:cUnit\|present_state.neg4_1580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.neg3_1590 " "Latch control_unit:cUnit\|present_state.neg3_1590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ror5_1600 " "Latch control_unit:cUnit\|present_state.ror5_1600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ror4_1610 " "Latch control_unit:cUnit\|present_state.ror4_1610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.ror3_1620 " "Latch control_unit:cUnit\|present_state.ror3_1620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.rol5_1630 " "Latch control_unit:cUnit\|present_state.rol5_1630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.rol4_1640 " "Latch control_unit:cUnit\|present_state.rol4_1640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033228 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.rol3_1650 " "Latch control_unit:cUnit\|present_state.rol3_1650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.shr5_1660 " "Latch control_unit:cUnit\|present_state.shr5_1660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.shr4_1670 " "Latch control_unit:cUnit\|present_state.shr4_1670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.shr3_1680 " "Latch control_unit:cUnit\|present_state.shr3_1680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.shl5_1690 " "Latch control_unit:cUnit\|present_state.shl5_1690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.shl4_1700 " "Latch control_unit:cUnit\|present_state.shl4_1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.shl3_1710 " "Latch control_unit:cUnit\|present_state.shl3_1710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.and5_1720 " "Latch control_unit:cUnit\|present_state.and5_1720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.and4_1730 " "Latch control_unit:cUnit\|present_state.and4_1730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033229 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.and3_1740 " "Latch control_unit:cUnit\|present_state.and3_1740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.or5_1750 " "Latch control_unit:cUnit\|present_state.or5_1750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.or4_1760 " "Latch control_unit:cUnit\|present_state.or4_1760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.or3_1770 " "Latch control_unit:cUnit\|present_state.or3_1770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.div5_1790 " "Latch control_unit:cUnit\|present_state.div5_1790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.div4_1800 " "Latch control_unit:cUnit\|present_state.div4_1800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.div3_1810 " "Latch control_unit:cUnit\|present_state.div3_1810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.mul5_1830 " "Latch control_unit:cUnit\|present_state.mul5_1830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.mul4_1840 " "Latch control_unit:cUnit\|present_state.mul4_1840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033230 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.mul3_1850 " "Latch control_unit:cUnit\|present_state.mul3_1850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.sub5_1860 " "Latch control_unit:cUnit\|present_state.sub5_1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.sub4_1870 " "Latch control_unit:cUnit\|present_state.sub4_1870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.sub3_1880 " "Latch control_unit:cUnit\|present_state.sub3_1880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.add5_1890 " "Latch control_unit:cUnit\|present_state.add5_1890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.add4_1900 " "Latch control_unit:cUnit\|present_state.add4_1900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.add3_1910 " "Latch control_unit:cUnit\|present_state.add3_1910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.fetch2_1920 " "Latch control_unit:cUnit\|present_state.fetch2_1920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.fetch1_1930 " "Latch control_unit:cUnit\|present_state.fetch1_1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033231 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.fetch0_1940 " "Latch control_unit:cUnit\|present_state.fetch0_1940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033232 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.reset_state_1950 " "Latch control_unit:cUnit\|present_state.reset_state_1950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033232 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.out3_1220 " "Latch control_unit:cUnit\|present_state.out3_1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033232 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state.in3_1230 " "Latch control_unit:cUnit\|present_state.in3_1230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:IR\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal Register:IR\|q\[27\]" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679757033232 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679757033232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPORTin GND " "Pin \"OUTPORTin\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|OUTPORTin"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPORTout GND " "Pin \"INPORTout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|INPORTout"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPORTout GND " "Pin \"OUTPORTout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|OUTPORTout"} { "Warning" "WMLS_MLS_STUCK_PIN" "Yout GND " "Pin \"Yout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|Yout"} { "Warning" "WMLS_MLS_STUCK_PIN" "Grc GND " "Pin \"Grc\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|Grc"} { "Warning" "WMLS_MLS_STUCK_PIN" "run GND " "Pin \"run\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|run"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[0\] GND " "Pin \"regIn\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[1\] GND " "Pin \"regIn\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[2\] GND " "Pin \"regIn\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[3\] GND " "Pin \"regIn\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[4\] GND " "Pin \"regIn\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[5\] GND " "Pin \"regIn\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[6\] GND " "Pin \"regIn\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[7\] GND " "Pin \"regIn\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[8\] GND " "Pin \"regIn\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[9\] GND " "Pin \"regIn\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[10\] GND " "Pin \"regIn\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[11\] GND " "Pin \"regIn\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[12\] GND " "Pin \"regIn\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[13\] GND " "Pin \"regIn\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regIn\[14\] GND " "Pin \"regIn\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|regIn[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[0\] GND " "Pin \"BusMuxInOutport\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[1\] GND " "Pin \"BusMuxInOutport\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[2\] GND " "Pin \"BusMuxInOutport\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[3\] GND " "Pin \"BusMuxInOutport\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[4\] GND " "Pin \"BusMuxInOutport\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[5\] GND " "Pin \"BusMuxInOutport\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[6\] GND " "Pin \"BusMuxInOutport\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[7\] GND " "Pin \"BusMuxInOutport\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[8\] GND " "Pin \"BusMuxInOutport\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[9\] GND " "Pin \"BusMuxInOutport\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[10\] GND " "Pin \"BusMuxInOutport\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[11\] GND " "Pin \"BusMuxInOutport\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[12\] GND " "Pin \"BusMuxInOutport\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[13\] GND " "Pin \"BusMuxInOutport\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[14\] GND " "Pin \"BusMuxInOutport\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[15\] GND " "Pin \"BusMuxInOutport\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[16\] GND " "Pin \"BusMuxInOutport\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[17\] GND " "Pin \"BusMuxInOutport\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[18\] GND " "Pin \"BusMuxInOutport\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[19\] GND " "Pin \"BusMuxInOutport\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[20\] GND " "Pin \"BusMuxInOutport\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[21\] GND " "Pin \"BusMuxInOutport\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[22\] GND " "Pin \"BusMuxInOutport\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[23\] GND " "Pin \"BusMuxInOutport\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[24\] GND " "Pin \"BusMuxInOutport\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[25\] GND " "Pin \"BusMuxInOutport\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[26\] GND " "Pin \"BusMuxInOutport\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[27\] GND " "Pin \"BusMuxInOutport\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[28\] GND " "Pin \"BusMuxInOutport\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[29\] GND " "Pin \"BusMuxInOutport\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[30\] GND " "Pin \"BusMuxInOutport\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[31\] GND " "Pin \"BusMuxInOutport\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679757039032 "|datapath|BusMuxInOutport[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679757039032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679757039473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679757046650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679757047198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679757047198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8338 " "Implemented 8338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679757047802 ""} { "Info" "ICUT_CUT_TM_OPINS" "957 " "Implemented 957 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679757047802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7314 " "Implemented 7314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679757047802 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679757047802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679757047802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679757047847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 11:10:47 2023 " "Processing ended: Sat Mar 25 11:10:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679757047847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679757047847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679757047847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679757047847 ""}
