Analysis & Synthesis report for bench_canal_tx
Mon Jul 15 01:15:50 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2
 14. Source assignments for canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|altsyncram_g6b1:altsyncram2
 15. Parameter Settings for User Entity Instance: canal_tx:comp2|fifo:U1|scfifo:scfifo_component
 16. Parameter Settings for Inferred Entity Instance: canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0
 17. scfifo Parameter Settings by Entity Instance
 18. altshift_taps Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "canal_tx:comp2|C2:U8"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 15 01:15:50 2019    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; bench_canal_tx                           ;
; Top-level Entity Name              ; bench_canal_tx                           ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 425                                      ;
;     Total combinational functions  ; 387                                      ;
;     Dedicated logic registers      ; 325                                      ;
; Total registers                    ; 325                                      ;
; Total pins                         ; 11                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 1,578                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C50F484C8       ;                    ;
; Top-level entity name                                          ; bench_canal_tx     ; bench_canal_tx     ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; C2.vhd                           ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd                               ;
; C3.vhd                           ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd                               ;
; canal_tx .vhd                    ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd                        ;
; fifo.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/zakar/Desktop/benchPLEASEWORK/fifo.vhd                             ;
; manchester.vhd                   ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/manchester.vhd                       ;
; mux.vhd                          ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/mux.vhd                              ;
; p_emetteur.vhd                   ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd                       ;
; R_dec.vhd                        ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd                            ;
; Reg4.vhd                         ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/Reg4.vhd                             ;
; RegH.vhd                         ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/RegH.vhd                             ;
; RegL.vhd                         ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/RegL.vhd                             ;
; RegOut.vhd                       ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd                           ;
; bench_canal_tx.vhd               ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd                   ;
; decod_manchester.vhd             ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/decod_manchester.vhd                 ;
; data_generator.vhd               ; yes             ; User VHDL File               ; C:/Users/zakar/Desktop/benchPLEASEWORK/data_generator.vhd                   ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/scfifo.tdf        ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/a_regfifo.inc     ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/a_dpfifo.inc      ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/a_i2fifo.inc      ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/a_fffifo.inc      ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/a_f2fifo.inc      ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/aglobal90.inc     ;
; db/scfifo_7p21.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/scfifo_7p21.tdf                   ;
; db/a_dpfifo_ev21.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_dpfifo_ev21.tdf                 ;
; db/a_fefifo_76e.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_fefifo_76e.tdf                  ;
; db/cntr_pj7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_pj7.tdf                      ;
; db/dpram_st01.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/dpram_st01.tdf                    ;
; db/altsyncram_0sj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf               ;
; db/cntr_djb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_djb.tdf                      ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/altshift_taps.tdf ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/altdpram.inc      ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/lpm_counter.inc   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/lpm_compare.inc   ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/backup/quart/altera/90/quartus/libraries/megafunctions/lpm_constant.inc  ;
; db/shift_taps_c4n.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/shift_taps_c4n.tdf                ;
; db/altsyncram_g6b1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_g6b1.tdf               ;
; db/cntr_rqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_rqf.tdf                      ;
; db/cmpr_mdc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/cmpr_mdc.tdf                      ;
; db/cntr_hah.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_hah.tdf                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 425   ;
;                                             ;       ;
; Total combinational functions               ; 387   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 73    ;
;     -- 3 input functions                    ; 61    ;
;     -- <=2 input functions                  ; 253   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 299   ;
;     -- arithmetic mode                      ; 88    ;
;                                             ;       ;
; Total registers                             ; 325   ;
;     -- Dedicated logic registers            ; 325   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 11    ;
; Total memory bits                           ; 1578  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 334   ;
; Total fan-out                               ; 2312  ;
; Average fan-out                             ; 3.16  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bench_canal_tx                                    ; 387 (19)          ; 325 (29)     ; 1578        ; 0            ; 0       ; 0         ; 11   ; 0            ; |bench_canal_tx                                                                                                                                               ; work         ;
;    |canal_tx:comp2|                                ; 335 (33)          ; 286 (17)     ; 1578        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2                                                                                                                                ; work         ;
;       |C2:U8|                                      ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|C2:U8                                                                                                                          ; work         ;
;       |C3:U7|                                      ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|C3:U7                                                                                                                          ; work         ;
;       |Reg4:U11|                                   ; 41 (41)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|Reg4:U11                                                                                                                       ; work         ;
;       |RegH:U10|                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegH:U10                                                                                                                       ; work         ;
;       |RegL:U9|                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegL:U9                                                                                                                        ; work         ;
;       |RegOut:U6|                                  ; 36 (7)            ; 30 (7)       ; 1450        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6                                                                                                                      ; work         ;
;          |altshift_taps:Container_rtl_0|           ; 29 (0)            ; 23 (0)       ; 1450        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0                                                                                        ; work         ;
;             |shift_taps_c4n:auto_generated|        ; 29 (0)            ; 23 (1)       ; 1450        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated                                                          ; work         ;
;                |altsyncram_g6b1:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 1450        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|altsyncram_g6b1:altsyncram2                              ; work         ;
;                |cntr_hah:cntr3|                    ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|cntr_hah:cntr3                                           ; work         ;
;                |cntr_rqf:cntr1|                    ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|cntr_rqf:cntr1                                           ; work         ;
;                   |cmpr_mdc:cmpr7|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|cntr_rqf:cntr1|cmpr_mdc:cmpr7                            ; work         ;
;       |fifo:U1|                                    ; 22 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 22 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_7p21:auto_generated|           ; 22 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated                                                                     ; work         ;
;                |a_dpfifo_ev21:dpfifo|              ; 22 (2)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo                                                ; work         ;
;                   |a_fefifo_76e:fifo_state|        ; 11 (7)            ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|a_fefifo_76e:fifo_state                        ; work         ;
;                      |cntr_pj7:count_usedw|        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw   ; work         ;
;                   |cntr_djb:rd_ptr_count|          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|cntr_djb:rd_ptr_count                          ; work         ;
;                   |cntr_djb:wr_ptr|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|cntr_djb:wr_ptr                                ; work         ;
;                   |dpram_st01:FIFOram|             ; 1 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram                             ; work         ;
;                      |altsyncram_0sj1:altsyncram2| ; 1 (1)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2 ; work         ;
;       |mux:U5|                                     ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|mux:U5                                                                                                                         ; work         ;
;       |p_emetteur:U4|                              ; 146 (146)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|p_emetteur:U4                                                                                                                  ; work         ;
;       |reg1:U3|                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|canal_tx:comp2|reg1:U3                                                                                                                        ; work         ;
;    |data_generator:comp1|                          ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|data_generator:comp1                                                                                                                          ; work         ;
;    |decod_manchester:comp3|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bench_canal_tx|decod_manchester:comp3                                                                                                                        ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|altsyncram_g6b1:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 1450         ; 1            ; 1450         ; 1            ; 1450 ; None ;
; canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; inc                                                ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; canal_tx:comp2|RAZ4                         ; Merged with canal_tx:comp2|RAZ3        ;
; canal_tx:comp2|sel0                         ; Merged with canal_tx:comp2|dec_pr      ;
; canal_tx:comp2|INC3                         ; Merged with canal_tx:comp2|LD1         ;
; canal_tx:comp2|sel1                         ; Merged with canal_tx:comp2|DEC1        ;
; canal_tx:comp2|p_emetteur:U4|container[143] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5       ;                                        ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 325   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 274   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 276   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                         ;
+--------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------+---------+
; canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|dffe4 ; 1       ;
; Total number of inverted registers = 1                                                     ;         ;
+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |bench_canal_tx|count[4]                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |bench_canal_tx|canal_tx:comp2|reg1:U3|Container[10]        ;
; 3:1                ; 142 bits  ; 284 LEs       ; 142 LEs              ; 142 LEs                ; Yes        ; |bench_canal_tx|canal_tx:comp2|p_emetteur:U4|container[126] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |bench_canal_tx|canal_tx:comp2|mux:U5|sel[0]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_c4n:auto_generated|altsyncram_g6b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: canal_tx:comp2|fifo:U1|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; lpm_width               ; 8           ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                      ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                             ;
; CBXI_PARAMETER          ; scfifo_7p21 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                               ;
; TAP_DISTANCE   ; 1452           ; Untyped                                                               ;
; WIDTH          ; 1              ; Untyped                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                               ;
; CBXI_PARAMETER ; shift_taps_c4n ; Untyped                                                               ;
+----------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                ;
+----------------------------+------------------------------------------------+
; Name                       ; Value                                          ;
+----------------------------+------------------------------------------------+
; Number of entity instances ; 1                                              ;
; Entity Instance            ; canal_tx:comp2|fifo:U1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                   ;
;     -- lpm_width           ; 8                                              ;
;     -- LPM_NUMWORDS        ; 16                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                            ;
;     -- USE_EAB             ; ON                                             ;
+----------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                 ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 1                                                      ;
; Entity Instance            ; canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                      ;
;     -- TAP_DISTANCE        ; 1452                                                   ;
;     -- WIDTH               ; 1                                                      ;
+----------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "canal_tx:comp2|C2:U8"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c2out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Jul 15 01:15:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bench_canal_tx -c bench_canal_tx
Info: Found 2 design units, including 1 entities, in source file C2.vhd
    Info: Found design unit 1: C2-AC2
    Info: Found entity 1: C2
Info: Found 2 design units, including 1 entities, in source file C3.vhd
    Info: Found design unit 1: C3-AC3
    Info: Found entity 1: C3
Info: Found 2 design units, including 1 entities, in source file canal_tx .vhd
    Info: Found design unit 1: canal_tx-acanal_tx
    Info: Found entity 1: canal_tx
Info: Found 2 design units, including 1 entities, in source file fifo.vhd
    Info: Found design unit 1: fifo-SYN
    Info: Found entity 1: fifo
Warning: Can't analyze file -- file C:/Users/zakar/Desktop/benchPLEASEWORK/fifo_128x8.vhd is missing
Info: Found 2 design units, including 1 entities, in source file manchester.vhd
    Info: Found design unit 1: manchester-bhv
    Info: Found entity 1: manchester
Info: Found 2 design units, including 1 entities, in source file manchester_comb.vhd
    Info: Found design unit 1: manchester_comb-arch
    Info: Found entity 1: manchester_comb
Warning: Entity "mux" obtained from "C:/Users/zakar/Desktop/benchPLEASEWORK/mux.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file mux.vhd
    Info: Found design unit 1: mux-amux
    Info: Found entity 1: mux
Info: Found 2 design units, including 1 entities, in source file p_emetteur.vhd
    Info: Found design unit 1: p_emetteur-ap_emetteur
    Info: Found entity 1: p_emetteur
Info: Found 2 design units, including 1 entities, in source file R_dec.vhd
    Info: Found design unit 1: reg1-areg1
    Info: Found entity 1: reg1
Info: Found 2 design units, including 1 entities, in source file Reg4.vhd
    Info: Found design unit 1: Reg4-Areg4
    Info: Found entity 1: Reg4
Info: Found 2 design units, including 1 entities, in source file RegH.vhd
    Info: Found design unit 1: RegH-aRegH
    Info: Found entity 1: RegH
Info: Found 2 design units, including 1 entities, in source file RegL.vhd
    Info: Found design unit 1: RegL-aRegL
    Info: Found entity 1: RegL
Info: Found 2 design units, including 1 entities, in source file RegOut.vhd
    Info: Found design unit 1: RegOut-areg_dec_Tx
    Info: Found entity 1: RegOut
Info: Found 2 design units, including 1 entities, in source file bench_canal_tx.vhd
    Info: Found design unit 1: bench_canal_tx-bhv
    Info: Found entity 1: bench_canal_tx
Info: Found 2 design units, including 1 entities, in source file decod_manchester.vhd
    Info: Found design unit 1: decod_manchester-bhv
    Info: Found entity 1: decod_manchester
Info: Found 2 design units, including 1 entities, in source file data_generator.vhd
    Info: Found design unit 1: data_generator-bhv
    Info: Found entity 1: data_generator
Info: Elaborating entity "bench_canal_tx" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at bench_canal_tx.vhd(85): signal "inc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at bench_canal_tx.vhd(78): inferring latch(es) for signal or variable "inc", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "inc" at bench_canal_tx.vhd(78)
Info: Elaborating entity "data_generator" for hierarchy "data_generator:comp1"
Warning (10036): Verilog HDL or VHDL warning at data_generator.vhd(22): object "r1" assigned a value but never read
Info: Elaborating entity "canal_tx" for hierarchy "canal_tx:comp2"
Warning (10036): Verilog HDL or VHDL warning at canal_tx .vhd(43): object "C2_out" assigned a value but never read
Info: Elaborating entity "fifo" for hierarchy "canal_tx:comp2|fifo:U1"
Info: Elaborating entity "scfifo" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "canal_tx:comp2|fifo:U1|scfifo:scfifo_component"
Info: Instantiated megafunction "canal_tx:comp2|fifo:U1|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_7p21.tdf
    Info: Found entity 1: scfifo_7p21
Info: Elaborating entity "scfifo_7p21" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ev21.tdf
    Info: Found entity 1: a_dpfifo_ev21
Info: Elaborating entity "a_dpfifo_ev21" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf
    Info: Found entity 1: a_fefifo_76e
Info: Elaborating entity "a_fefifo_76e" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|a_fefifo_76e:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf
    Info: Found entity 1: cntr_pj7
Info: Elaborating entity "cntr_pj7" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf
    Info: Found entity 1: dpram_st01
Info: Elaborating entity "dpram_st01" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf
    Info: Found entity 1: altsyncram_0sj1
Info: Elaborating entity "altsyncram_0sj1" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf
    Info: Found entity 1: cntr_djb
Info: Elaborating entity "cntr_djb" for hierarchy "canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|cntr_djb:rd_ptr_count"
Info: Elaborating entity "manchester" for hierarchy "canal_tx:comp2|manchester:U2"
Info: Elaborating entity "reg1" for hierarchy "canal_tx:comp2|reg1:U3"
Info: Elaborating entity "p_emetteur" for hierarchy "canal_tx:comp2|p_emetteur:U4"
Info: Elaborating entity "mux" for hierarchy "canal_tx:comp2|mux:U5"
Info: Elaborating entity "RegOut" for hierarchy "canal_tx:comp2|RegOut:U6"
Info: Elaborating entity "C3" for hierarchy "canal_tx:comp2|C3:U7"
Info: Elaborating entity "C2" for hierarchy "canal_tx:comp2|C2:U8"
Info: Elaborating entity "RegL" for hierarchy "canal_tx:comp2|RegL:U9"
Info: Elaborating entity "RegH" for hierarchy "canal_tx:comp2|RegH:U10"
Info: Elaborating entity "Reg4" for hierarchy "canal_tx:comp2|Reg4:U11"
Info: Elaborating entity "decod_manchester" for hierarchy "decod_manchester:comp3"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "canal_tx:comp2|RegOut:U6|Container[1455]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 1452
        Info: Parameter WIDTH set to 1
Info: Elaborated megafunction instantiation "canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0"
Info: Instantiated megafunction "canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "1452"
    Info: Parameter "WIDTH" = "1"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_c4n.tdf
    Info: Found entity 1: shift_taps_c4n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g6b1.tdf
    Info: Found entity 1: altsyncram_g6b1
Info: Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf
    Info: Found entity 1: cntr_rqf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info: Found entity 1: cmpr_mdc
Info: Found 1 design units, including 1 entities, in source file db/cntr_hah.tdf
    Info: Found entity 1: cntr_hah
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 461 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 9 output pins
    Info: Implemented 441 logic cells
    Info: Implemented 9 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 264 megabytes
    Info: Processing ended: Mon Jul 15 01:15:50 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


