<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/safe_arch-0.7.4/src/naming_conventions.rs`."><title>naming_conventions.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-aa0817cf.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="safe_arch" data-themes="" data-resource-suffix="" data-rustdoc-version="1.90.0 (1159e78c4 2025-09-14)" data-channel="1.90.0" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-68b7e25d.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">safe_arch/</div>naming_conventions.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! An explanation of the crate's naming conventions.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! This crate attempts to follow the general naming scheme of `verb_type` when
<a href=#4 id=4 data-nosnippet>4</a>//! the operation is "simple", and `verb_description_words_type` when the
<a href=#5 id=5 data-nosnippet>5</a>//! operation (op) needs to be more specific than normal. Like this:
<a href=#6 id=6 data-nosnippet>6</a>//! * `add_m128`
<a href=#7 id=7 data-nosnippet>7</a>//! * `add_saturating_i8_m128i`
<a href=#8 id=8 data-nosnippet>8</a>//!
<a href=#9 id=9 data-nosnippet>9</a>//! ## Types
<a href=#10 id=10 data-nosnippet>10</a>//! Currently, only `x86` and `x86_64` types are supported. Among those types:
<a href=#11 id=11 data-nosnippet>11</a>//! * `m128` and `m256` are always considered to hold `f32` lanes.
<a href=#12 id=12 data-nosnippet>12</a>//! * `m128d` and `m256d` are always considered to hold `f64` lanes.
<a href=#13 id=13 data-nosnippet>13</a>//! * `m128i` and `m256i` hold integer data, but each op specifies what lane
<a href=#14 id=14 data-nosnippet>14</a>//!   width of integers the operation uses.
<a href=#15 id=15 data-nosnippet>15</a>//! * If the type has `_s` on the end then it's a "scalar" operation that
<a href=#16 id=16 data-nosnippet>16</a>//!   affects just the lowest lane. The other lanes are generally copied forward
<a href=#17 id=17 data-nosnippet>17</a>//!   from one of the inputs, though the details there vary from op to op.
<a href=#18 id=18 data-nosnippet>18</a>//! * The SIMD types are often referred to as "registers" because each SIMD
<a href=#19 id=19 data-nosnippet>19</a>//!   typed value represents exactly one CPU register when you're doing work.
<a href=#20 id=20 data-nosnippet>20</a>//!
<a href=#21 id=21 data-nosnippet>21</a>//! ## Operations
<a href=#22 id=22 data-nosnippet>22</a>//! There's many operations that can be performed. When possible, `safe_arch`
<a href=#23 id=23 data-nosnippet>23</a>//! tries to follow normal Rust naming (eg: adding is still `add` and left
<a href=#24 id=24 data-nosnippet>24</a>//! shifting is still `shl`), but if an operation doesn't normally exist at all
<a href=#25 id=25 data-nosnippet>25</a>//! in Rust then we basically have to make something up.
<a href=#26 id=26 data-nosnippet>26</a>//!
<a href=#27 id=27 data-nosnippet>27</a>//! Many operations have more than one variant, such as `add` and also
<a href=#28 id=28 data-nosnippet>28</a>//! `add_saturating`. In this case, `safe_arch` puts the "core operation" first
<a href=#29 id=29 data-nosnippet>29</a>//! and then any "modifiers" go after, which isn't how you might normally say it
<a href=#30 id=30 data-nosnippet>30</a>//! in English, but it makes the list of functions sort better.
<a href=#31 id=31 data-nosnippet>31</a>//!
<a href=#32 id=32 data-nosnippet>32</a>//! As a general note on SIMD terminology: When an operation uses the same
<a href=#33 id=33 data-nosnippet>33</a>//! indexed lane in two _different_ registers to determine the output, that is a
<a href=#34 id=34 data-nosnippet>34</a>//! "vertical" operation. When an operation uses more than one lane in the
<a href=#35 id=35 data-nosnippet>35</a>//! _same_ register to determine the output, that is a "horizontal" operation.
<a href=#36 id=36 data-nosnippet>36</a>//! * Vertical: `out[0] = a[0] + b[0]`, `out[1] = a[1] + b[1]`
<a href=#37 id=37 data-nosnippet>37</a>//! * Horizontal: `out[0] = a[0] + a[1]`, `out[1] = b[0] + b[1]`
<a href=#38 id=38 data-nosnippet>38</a>//!
<a href=#39 id=39 data-nosnippet>39</a>//! ## Operation Glossary
<a href=#40 id=40 data-nosnippet>40</a>//! Here follows the list of all the main operations and their explanations.
<a href=#41 id=41 data-nosnippet>41</a>//!
<a href=#42 id=42 data-nosnippet>42</a>//! * `abs`: Absolute value (wrapping).
<a href=#43 id=43 data-nosnippet>43</a>//! * `add`: Addition. This is "wrapping" by default, though some other types of
<a href=#44 id=44 data-nosnippet>44</a>//!   addition are available. Remember that wrapping signed addition is the same
<a href=#45 id=45 data-nosnippet>45</a>//!   as wrapping unsigned addition.
<a href=#46 id=46 data-nosnippet>46</a>//! * `average`: Averages the two inputs.
<a href=#47 id=47 data-nosnippet>47</a>//! * `bitand`: Bitwise And, `a &amp; b`, like [the trait](core::ops::BitAnd).
<a href=#48 id=48 data-nosnippet>48</a>//! * `bitandnot`: Bitwise `(!a) &amp; b`. This seems a little funny at first but
<a href=#49 id=49 data-nosnippet>49</a>//!   it's useful for clearing bits. The output will be based on the `b` side's
<a href=#50 id=50 data-nosnippet>50</a>//!   bit pattern, but with all active bits in `a` cleared:
<a href=#51 id=51 data-nosnippet>51</a>//!   * `bitandnot(0b0010, 0b1011) == 0b1001`
<a href=#52 id=52 data-nosnippet>52</a>//! * `bitor`: Bitwise Or, `a | b`, like [the trait](core::ops::BitOr).
<a href=#53 id=53 data-nosnippet>53</a>//! * `bitxor`: Bitwise eXclusive Or, `a ^ b`, like [the
<a href=#54 id=54 data-nosnippet>54</a>//!   trait](core::ops::BitXor).
<a href=#55 id=55 data-nosnippet>55</a>//! * `blend`: Merge the data lanes of two SIMD values by taking either the `b`
<a href=#56 id=56 data-nosnippet>56</a>//!   value or `a` value for each lane. Depending on the instruction, the blend
<a href=#57 id=57 data-nosnippet>57</a>//!   mask can be either an immediate or a runtime value.
<a href=#58 id=58 data-nosnippet>58</a>//! * `cast`: Convert between data types while preserving the exact bit
<a href=#59 id=59 data-nosnippet>59</a>//!   patterns, like how [`transmute`](core::mem::transmute) works.
<a href=#60 id=60 data-nosnippet>60</a>//! * `ceil`: "Ceiling", rounds towards positive infinity.
<a href=#61 id=61 data-nosnippet>61</a>//! * `cmp`: Numeric comparisons of various kinds. This generally gives "mask"
<a href=#62 id=62 data-nosnippet>62</a>//!   output where the output value is of the same data type as the inputs, but
<a href=#63 id=63 data-nosnippet>63</a>//!   with all the bits in a "true" lane as 1 and all the bits in a "false" lane
<a href=#64 id=64 data-nosnippet>64</a>//!   as 0. Remember that with floating point values all 1s bits is a NaN, and
<a href=#65 id=65 data-nosnippet>65</a>//!   with signed integers all 1s bits is -1.
<a href=#66 id=66 data-nosnippet>66</a>//!   * An "Ordered comparison" checks if _neither_ floating point value is NaN.
<a href=#67 id=67 data-nosnippet>67</a>//!   * An "Unordered comparison" checks if _either_ floating point value is
<a href=#68 id=68 data-nosnippet>68</a>//!     NaN.
<a href=#69 id=69 data-nosnippet>69</a>//! * `convert`: This does some sort of numeric type change. The details can
<a href=#70 id=70 data-nosnippet>70</a>//!   vary wildly. Generally, if the number of lanes goes down then the lowest
<a href=#71 id=71 data-nosnippet>71</a>//!   lanes will be kept. If the number of lanes goes up then the new high lanes
<a href=#72 id=72 data-nosnippet>72</a>//!   will be zero.
<a href=#73 id=73 data-nosnippet>73</a>//! * `div`: Division.
<a href=#74 id=74 data-nosnippet>74</a>//! * `dot_product`: This works like the matrix math operation. The lanes are
<a href=#75 id=75 data-nosnippet>75</a>//!   multiplied and then the results are summed up into a single value.
<a href=#76 id=76 data-nosnippet>76</a>//! * `duplicate`: Copy the even or odd indexed lanes to the other set of lanes.
<a href=#77 id=77 data-nosnippet>77</a>//!   Eg, `[1, 2, 3, 4]` becomes `[1, 1, 3, 3]` or `[2, 2, 4, 4]`.
<a href=#78 id=78 data-nosnippet>78</a>//! * `extract`: Get a value from the lane of a SIMD type into a scalar type.
<a href=#79 id=79 data-nosnippet>79</a>//! * `floor`: Rounds towards negative infinity.
<a href=#80 id=80 data-nosnippet>80</a>//! * `fused`: All the fused operations are a multiply as well as some sort of
<a href=#81 id=81 data-nosnippet>81</a>//!   adding or subtracting. The details depend on which fused operation you
<a href=#82 id=82 data-nosnippet>82</a>//!   select. The benefit of this operation over a non-fused operation are that
<a href=#83 id=83 data-nosnippet>83</a>//!   it can compute slightly faster than doing the mul and add separately, and
<a href=#84 id=84 data-nosnippet>84</a>//!   also the output can have higher accuracy in the result.
<a href=#85 id=85 data-nosnippet>85</a>//! * `insert`: The opposite of `extract`, this puts a new value into a
<a href=#86 id=86 data-nosnippet>86</a>//!   particular lane of a SIMD type.
<a href=#87 id=87 data-nosnippet>87</a>//! * `load`: Reads an address and makes a SIMD register value. The details can
<a href=#88 id=88 data-nosnippet>88</a>//!   vary because there's more than one type of `load`, but generally this is a
<a href=#89 id=89 data-nosnippet>89</a>//!   `&amp;T -&gt; U` style operation.
<a href=#90 id=90 data-nosnippet>90</a>//! * `max`: Picks the larger value from each of the two inputs.
<a href=#91 id=91 data-nosnippet>91</a>//! * `min`: Picks the smaller value from each of the two inputs.
<a href=#92 id=92 data-nosnippet>92</a>//! * `mul`: Multiplication. For floating point this is just "normal"
<a href=#93 id=93 data-nosnippet>93</a>//!   multiplication, but for integer types you tend to have some options. An
<a href=#94 id=94 data-nosnippet>94</a>//!   integer multiplication of X bits will produce a 2X bit output, so
<a href=#95 id=95 data-nosnippet>95</a>//!   generally you'll get to pick if you want to keep the high half of that,
<a href=#96 id=96 data-nosnippet>96</a>//!   the low half of that (a normal "wrapping" mul), or "widen" the outputs to
<a href=#97 id=97 data-nosnippet>97</a>//!   be all the bits at the expense of not multiplying half the lanes the
<a href=#98 id=98 data-nosnippet>98</a>//!   lanes.
<a href=#99 id=99 data-nosnippet>99</a>//! * `pack`: Take the integers in the `a` and `b` inputs, reduce them to fit
<a href=#100 id=100 data-nosnippet>100</a>//!   within the half-sized integer type (eg: `i16` to `i8`), and pack them all
<a href=#101 id=101 data-nosnippet>101</a>//!   together into the output.
<a href=#102 id=102 data-nosnippet>102</a>//! * `population`: The "population" operations refer to the bits within an
<a href=#103 id=103 data-nosnippet>103</a>//!   integer. Either counting them or adjusting them in various ways.
<a href=#104 id=104 data-nosnippet>104</a>//! * `rdrand`: Use the hardware RNG to make a random value of the given length.
<a href=#105 id=105 data-nosnippet>105</a>//! * `rdseed`: Use the hardware RNG to make a random seed of the given length.
<a href=#106 id=106 data-nosnippet>106</a>//!   This is less commonly available, but theoretically an improvement over
<a href=#107 id=107 data-nosnippet>107</a>//!   `rdrand` in that if you have to combine more than one usage of this
<a href=#108 id=108 data-nosnippet>108</a>//!   operation to make your full seed size then the guess difficulty rises at a
<a href=#109 id=109 data-nosnippet>109</a>//!   multiplicative rate instead of just an additive rate. For example, two
<a href=#110 id=110 data-nosnippet>110</a>//!   `u64` outputs concatenated to a single `u128` have a guess difficulty of
<a href=#111 id=111 data-nosnippet>111</a>//!   2^(64*64) with `rdseed` but only 2^(64+64) with `rdrand`.
<a href=#112 id=112 data-nosnippet>112</a>//! * `read_timestamp_counter`: Lets you read the CPU's cycle counter, which
<a href=#113 id=113 data-nosnippet>113</a>//!   doesn't strictly mean anything in particular since even the CPU's clock
<a href=#114 id=114 data-nosnippet>114</a>//!   rate isn't even stable over time, but you might find it interesting as an
<a href=#115 id=115 data-nosnippet>115</a>//!   approximation during benchmarks, or something like that.
<a href=#116 id=116 data-nosnippet>116</a>//! * `reciprocal`: Turns `x` into `1/x`. Can also be combined with a `sqrt`
<a href=#117 id=117 data-nosnippet>117</a>//!   operation.
<a href=#118 id=118 data-nosnippet>118</a>//! * `round`: Convert floating point values to whole numbers, according to one
<a href=#119 id=119 data-nosnippet>119</a>//!   of several available methods.
<a href=#120 id=120 data-nosnippet>120</a>//! * `set`: Places a list of scalar values into a SIMD lane. Conceptually
<a href=#121 id=121 data-nosnippet>121</a>//!   similar to how building an array works in Rust.
<a href=#122 id=122 data-nosnippet>122</a>//! * `splat`: Not generally an operation of its own, but a modifier to other
<a href=#123 id=123 data-nosnippet>123</a>//!   operations such as `load` and `set`. This will copy a given value across a
<a href=#124 id=124 data-nosnippet>124</a>//!   SIMD type as many times as it can be copied. For example, a 32-bit value
<a href=#125 id=125 data-nosnippet>125</a>//!   splatted into a 128-bit register will be copied four times.
<a href=#126 id=126 data-nosnippet>126</a>//! * `shl`: Bit shift left. New bits shifted in are always 0. Because the shift
<a href=#127 id=127 data-nosnippet>127</a>//!   is the same for both signed and unsigned values, this crate simply marks
<a href=#128 id=128 data-nosnippet>128</a>//!   left shift as always being an unsigned operation.
<a href=#129 id=129 data-nosnippet>129</a>//!   * You can shift by an immediate value ("imm"), all lanes by the same value
<a href=#130 id=130 data-nosnippet>130</a>//!     ("all"), or each lane by its own value ("each").
<a href=#131 id=131 data-nosnippet>131</a>//! * `shr`: Bit shift right. This comes in two forms: "Arithmetic" shifts shift
<a href=#132 id=132 data-nosnippet>132</a>//!   in the starting sign bit (which preserves the sign of the value), and
<a href=#133 id=133 data-nosnippet>133</a>//!   "Logical" shifts shift in 0 regardless of the starting sign bit (so the
<a href=#134 id=134 data-nosnippet>134</a>//!   result ends up being positive). With normal Rust types, signed integers
<a href=#135 id=135 data-nosnippet>135</a>//!   use arithmetic shifts and unsigned integers use logical shifts, so these
<a href=#136 id=136 data-nosnippet>136</a>//!   functions are marked as being for signed or unsigned integers
<a href=#137 id=137 data-nosnippet>137</a>//!   appropriately.
<a href=#138 id=138 data-nosnippet>138</a>//!   * As with `shl`, you can shift by an immediate value ("imm"), all lanes by
<a href=#139 id=139 data-nosnippet>139</a>//!     the same value ("all"), or each lane by its own value ("each").
<a href=#140 id=140 data-nosnippet>140</a>//! * `sign_apply`: Multiplies one set of values by the signum (1, 0, or -1) of
<a href=#141 id=141 data-nosnippet>141</a>//!   another set of values.
<a href=#142 id=142 data-nosnippet>142</a>//! * `sqrt`: Square Root.
<a href=#143 id=143 data-nosnippet>143</a>//! * `store`: Writes a SIMD value to a memory location.
<a href=#144 id=144 data-nosnippet>144</a>//! * `string_search`: A rather specialized instruction that lets you do byte
<a href=#145 id=145 data-nosnippet>145</a>//!   based searching within a register. This lets you do some very high speed
<a href=#146 id=146 data-nosnippet>146</a>//!   searching through ASCII strings when the stars align.
<a href=#147 id=147 data-nosnippet>147</a>//! * `sub`: Subtract.
<a href=#148 id=148 data-nosnippet>148</a>//! * `shuffle`: This lets you re-order the data lanes. Sometimes x86/x64 calls
<a href=#149 id=149 data-nosnippet>149</a>//!   this is called "shuffle", and sometimes it's called "permute", and there's
<a href=#150 id=150 data-nosnippet>150</a>//!   no particular reasoning behind the different names, so we just call them
<a href=#151 id=151 data-nosnippet>151</a>//!   all shuffle.
<a href=#152 id=152 data-nosnippet>152</a>//!   * `shuffle_{args}_{lane-type}_{lane-sources}_{simd-type}`.
<a href=#153 id=153 data-nosnippet>153</a>//!   * "args" is the input arguments: `a` (one arg) or `ab` (two args), then
<a href=#154 id=154 data-nosnippet>154</a>//!     either `v` (runtime-varying) or `i` (immediate). All the immediate
<a href=#155 id=155 data-nosnippet>155</a>//!     shuffles are macros, of course.
<a href=#156 id=156 data-nosnippet>156</a>//!   * "lane type" is `f32`, `f64`, `i8`, etc. If there's a `z` after the type
<a href=#157 id=157 data-nosnippet>157</a>//!     then you'll also be able to zero an output position instead of making it
<a href=#158 id=158 data-nosnippet>158</a>//!     come from a particular source lane.
<a href=#159 id=159 data-nosnippet>159</a>//!   * "lane sources" is generally either "all" which means that all lanes can
<a href=#160 id=160 data-nosnippet>160</a>//!     go to all other lanes, or "half" which means that each half of the lanes
<a href=#161 id=161 data-nosnippet>161</a>//!     is isolated from the other half, and you can't cross data between the
<a href=#162 id=162 data-nosnippet>162</a>//!     two halves, only within a half (this is how most of the 256-bit x86/x64
<a href=#163 id=163 data-nosnippet>163</a>//!     shuffles work).
<a href=#164 id=164 data-nosnippet>164</a>//! * `unpack`: Takes a SIMD value and gets out some of the lanes while widening
<a href=#165 id=165 data-nosnippet>165</a>//!   them, such as converting `i16` to `i32`.</span></code></pre></div></section></main></body></html>