// Seed: 64599273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  always @(id_5 ^ id_5) begin
    if (id_1 == id_5)
      #1 begin
        id_5 = id_1;
      end
  end
  module_0(
      id_4, id_1, id_5, id_5, id_4
  );
endmodule
