/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_PIPE_REG_INTR_H__
#define __REGISTER_INCLUDES_PIPE_REG_INTR_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>









#include "pipe_reg_intr_en0.h"
#include "pipe_reg_intr_en1.h"
#include "pipe_reg_intr_freeze_enable.h"
#include "pipe_reg_intr_inj.h"
#include "pipe_reg_intr_stat.h"

namespace jbay {
  namespace register_classes {

class PipeRegIntr : public model_core::RegisterBlock<RegisterCallback> {
public:
  PipeRegIntr(
      int chipNumber, int index_tm_wac_pipe_rspec, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_tm_wac_pipe_rspec), 20, false, write_callback, read_callback, std::string("PipeRegIntr")+":"+boost::lexical_cast<std::string>(index_tm_wac_pipe_rspec))
    {
    }
  PipeRegIntr(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "PipeRegIntr")
    {
    }
public:






  PipeRegIntrStat &wac_reg_intr_stat() { return wac_reg_intr_stat_; }







  PipeRegIntrEn0 &wac_reg_intr_en0() { return wac_reg_intr_en0_; }







  PipeRegIntrEn1 &wac_reg_intr_en1() { return wac_reg_intr_en1_; }








  PipeRegIntrInj &wac_reg_intr_inj() { return wac_reg_intr_inj_; }





  PipeRegIntrFreezeEnable &wac_reg_intr_freeze_enable() { return wac_reg_intr_freeze_enable_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (offset < 0x4) {
      offset -= 0x0;
      if (read_callback_) read_callback_();
      wac_reg_intr_stat_.read( offset, data );
    }
    else if (offset >= 0x4 && offset < 0x8) {
      offset -= 0x4;
      if (read_callback_) read_callback_();
      wac_reg_intr_en0_.read( offset, data );
    }
    else if (offset >= 0x8 && offset < 0xc) {
      offset -= 0x8;
      if (read_callback_) read_callback_();
      wac_reg_intr_en1_.read( offset, data );
    }
    else if (offset >= 0xc && offset < 0x10) {
      offset -= 0xc;
      if (read_callback_) read_callback_();
      wac_reg_intr_inj_.read( offset, data );
    }
    else if (offset >= 0x10 && offset < 0x14) {
      offset -= 0x10;
      if (read_callback_) read_callback_();
      wac_reg_intr_freeze_enable_.read( offset, data );
    }
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    if (offset < 0x4) {
      offset -= 0x0;
      wac_reg_intr_stat_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x4 && offset < 0x8) {
      offset -= 0x4;
      wac_reg_intr_en0_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x8 && offset < 0xc) {
      offset -= 0x8;
      wac_reg_intr_en1_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0xc && offset < 0x10) {
      offset -= 0xc;
      wac_reg_intr_inj_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x10 && offset < 0x14) {
      offset -= 0x10;
      wac_reg_intr_freeze_enable_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    return true;
  }

  void reset(
      
      ) {
    wac_reg_intr_stat_.reset();
    wac_reg_intr_en0_.reset();
    wac_reg_intr_en1_.reset();
    wac_reg_intr_inj_.reset();
    wac_reg_intr_freeze_enable_.reset();
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    if (offset < 0x4) {
      offset -= 0x0;
      r += wac_reg_intr_stat_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x4 && offset < 0x8) {
      offset -= 0x4;
      r += wac_reg_intr_en0_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x8 && offset < 0xc) {
      offset -= 0x8;
      r += wac_reg_intr_en1_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0xc && offset < 0x10) {
      offset -= 0xc;
      r += wac_reg_intr_inj_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x10 && offset < 0x14) {
      offset -= 0x10;
      r += wac_reg_intr_freeze_enable_.to_string(offset,print_zeros,indent_string) ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    r += wac_reg_intr_stat_.to_string(print_zeros,indent_string) ;
    r += wac_reg_intr_en0_.to_string(print_zeros,indent_string) ;
    r += wac_reg_intr_en1_.to_string(print_zeros,indent_string) ;
    r += wac_reg_intr_inj_.to_string(print_zeros,indent_string) ;
    r += wac_reg_intr_freeze_enable_.to_string(print_zeros,indent_string) ;
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  PipeRegIntrStat wac_reg_intr_stat_;
  PipeRegIntrEn0 wac_reg_intr_en0_;
  PipeRegIntrEn1 wac_reg_intr_en1_;
  PipeRegIntrInj wac_reg_intr_inj_;
  PipeRegIntrFreezeEnable wac_reg_intr_freeze_enable_;
private:
  static int StartOffset(
      int index_tm_wac_pipe_rspec
      ) {
    int offset=0;
    offset += 0x800000; // to get to tm_top
    assert(index_tm_wac_pipe_rspec < 4);
    offset += index_tm_wac_pipe_rspec * 0x8000; // tm_wac_pipe_rspec[]
    offset += 0x740; // to get to wac_reg_intr
    return offset;
  }

};





  }; // namespace register_classes
}; // namespace jbay

#endif // __REGISTER_INCLUDES_PIPE_REG_INTR_H__
