<html><body><samp><pre>
<!@TC:1641822700>
#Build: Synplify Pro (R) R-2020.09M-SP1-1, Build 100R, Feb 17 2021
#install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DS-PC02

# Mon Jan 10 14:51:40 2022

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202009synp2, Build 102R, Built Feb 17 2021 10:19:36, @</a>

@N: : <!@TM:1641822701> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202009synp2, Build 107R, Built Feb 19 2021 02:50:50, @</a>

@N: : <!@TM:1641822701> | Running in 64-bit mode 
@N: : <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\hdl\aufgabe1.vhd:5:7:5:15:@N::@XP_MSG">aufgabe1.vhd(5)</a><!@TM:1641822701> | Top entity is set to aufgabe1.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\vhd2008\std1164.vhd:888:16:888:18:@N:CD231:@XP_MSG">std1164.vhd(888)</a><!@TM:1641822701> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\hdl\aufgabe1.vhd:5:7:5:15:@N:CD630:@XP_MSG">aufgabe1.vhd(5)</a><!@TM:1641822701> | Synthesizing work.aufgabe1.struktur.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\hdl\hex4x7seg.vhd:6:7:6:16:@N:CD630:@XP_MSG">hex4x7seg.vhd(6)</a><!@TM:1641822701> | Synthesizing work.hex4x7seg.struktur.
Post processing for work.hex4x7seg.struktur
Running optimization stage 1 on hex4x7seg .......
Finished optimization stage 1 on hex4x7seg (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
Post processing for work.aufgabe1.struktur
Running optimization stage 1 on aufgabe1 .......
Finished optimization stage 1 on aufgabe1 (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
Running optimization stage 2 on hex4x7seg .......
Finished optimization stage 2 on hex4x7seg (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
Running optimization stage 2 on aufgabe1 .......
Finished optimization stage 2 on aufgabe1 (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 10 14:51:41 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202009synp2, Build 102R, Built Feb 17 2021 10:19:36, @</a>

@N: : <!@TM:1641822701> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 10 14:51:41 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_comp.rt.csv:@XP_FILE">aufgabe1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 10 14:51:41 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641822700>

@A: : <!@TM:1641822701> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synlog\aufgabe1_multi_srs_gen.srr:@XP_FILE">aufgabe1_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641822700>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641822700>
# Mon Jan 10 14:51:41 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map202009act, Build 069R, Built Mar 17 2021 10:25:05, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 130MB)

Reading constraint file: C:\Users\ds-02\Documents\DISY\aufgabe1_synth\designer\aufgabe1\synthesis.fdc
Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1_scck.rpt:@XP_FILE">aufgabe1_scck.rpt</a>
See clock summary report "C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1641822702> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1641822702> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1641822702> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1641822702> | Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 162MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start            Requested     Requested     Clock        Clock                   Clock
Level     Clock            Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------
0 -       aufgabe1|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     17   
=================================================================================================



Clock Load Summary
***********************

                 Clock     Source        Clock Pin       Non-clock Pin     Non-clock Pin
Clock            Load      Pin           Seq Example     Seq Example       Comb Example 
----------------------------------------------------------------------------------------
aufgabe1|clk     17        clk(port)     u1.strb14.C     -                 -            
========================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\ds-02\documents\disy\aufgabe1_synth\hdl\hex4x7seg.vhd:40:2:40:4:@W:MT530:@XP_MSG">hex4x7seg.vhd(40)</a><!@TM:1641822702> | Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.cnt14[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1641822702> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1641822702> | Writing default property annotation file C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 162MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 163MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 164MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 10 14:51:42 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641822700>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641822700>
# Mon Jan 10 14:51:43 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map202009act, Build 069R, Built Mar 17 2021 10:25:05, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1641822705> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1641822705> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1641822705> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 159MB)


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\ds-02\documents\disy\aufgabe1_synth\hdl\hex4x7seg.vhd:111:2:111:11:@W:FA239:@XP_MSG">hex4x7seg.vhd(111)</a><!@TM:1641822705> | ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\ds-02\documents\disy\aufgabe1_synth\hdl\hex4x7seg.vhd:111:2:111:11:@W:FA239:@XP_MSG">hex4x7seg.vhd(111)</a><!@TM:1641822705> | ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\ds-02\documents\disy\aufgabe1_synth\hdl\hex4x7seg.vhd:111:2:111:11:@N:MO106:@XP_MSG">hex4x7seg.vhd(111)</a><!@TM:1641822705> | Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ds-02\documents\disy\aufgabe1_synth\hdl\hex4x7seg.vhd:40:2:40:4:@N:MO231:@XP_MSG">hex4x7seg.vhd(40)</a><!@TM:1641822705> | Found counter in view:work.hex4x7seg(struktur) instance cnt14[13:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 164MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 164MB peak: 164MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 164MB peak: 164MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 164MB peak: 164MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 164MB peak: 164MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.55ns		  44 /        17
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1641822705> | Promoting Net rst_arst on CLKINT  I_72  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1641822705> | Promoting Net clk_c on CLKINT  I_73  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 166MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk@|E:u1.cnt4[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk                 port                   17         u1.cnt4[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 166MB)

Writing Analyst data base C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 166MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1641822705> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1641822705> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 168MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1641822705> | Found inferred clock aufgabe1|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Jan 10 14:51:44 2022
#


Top view:               aufgabe1
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ds-02\Documents\DISY\aufgabe1_synth\designer\aufgabe1\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1641822705> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1641822705> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 7.979

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
aufgabe1|clk       100.0 MHz     494.8 MHz     10.000        2.021         7.979     inferred     Inferred_clkgroup_0
=====================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
aufgabe1|clk  aufgabe1|clk  |  10.000      7.979  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: aufgabe1|clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                        Arrival          
Instance         Reference        Type     Pin     Net           Time        Slack
                 Clock                                                            
----------------------------------------------------------------------------------
u1.cnt14[0]      aufgabe1|clk     SLE      Q       cnt14[0]      0.087       7.979
u1.cnt4[0]       aufgabe1|clk     SLE      Q       cnt4[0]       0.108       8.060
u1.cnt14[8]      aufgabe1|clk     SLE      Q       cnt14[8]      0.087       8.120
u1.cnt14[9]      aufgabe1|clk     SLE      Q       cnt14[9]      0.087       8.189
u1.cnt14[12]     aufgabe1|clk     SLE      Q       cnt14[12]     0.087       8.227
u1.cnt4[1]       aufgabe1|clk     SLE      Q       cnt4[1]       0.108       8.287
u1.cnt14[1]      aufgabe1|clk     SLE      Q       cnt14[1]      0.087       8.296
u1.cnt14[11]     aufgabe1|clk     SLE      Q       cnt14[11]     0.087       8.296
u1.cnt14[4]      aufgabe1|clk     SLE      Q       cnt14[4]      0.087       8.315
u1.cnt14[13]     aufgabe1|clk     SLE      Q       cnt14[13]     0.087       8.315
==================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                          Required          
Instance         Reference        Type     Pin     Net             Time         Slack
                 Clock                                                               
-------------------------------------------------------------------------------------
u1.strb14        aufgabe1|clk     SLE      D       un4_cnt14       9.745        7.979
u1.cnt4[1]       aufgabe1|clk     SLE      D       cnt4_4[1]       9.745        8.060
u1.cnt14[13]     aufgabe1|clk     SLE      D       cnt14_s[13]     9.745        8.173
u1.cnt4[0]       aufgabe1|clk     SLE      D       cnt4_4[0]       9.745        8.186
u1.cnt14[12]     aufgabe1|clk     SLE      D       cnt14_s[12]     9.745        8.190
u1.cnt14[11]     aufgabe1|clk     SLE      D       cnt14_s[11]     9.745        8.206
u1.cnt14[10]     aufgabe1|clk     SLE      D       cnt14_s[10]     9.745        8.222
u1.cnt14[9]      aufgabe1|clk     SLE      D       cnt14_s[9]      9.745        8.239
u1.cnt14[8]      aufgabe1|clk     SLE      D       cnt14_s[8]      9.745        8.255
u1.cnt14[7]      aufgabe1|clk     SLE      D       cnt14_s[7]      9.745        8.271
=====================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srr:srsfC:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs:fp:22913:23660:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.979

    Number of logic level(s):                2
    Starting point:                          u1.cnt14[0] / Q
    Ending point:                            u1.strb14 / D
    The start point is clocked by            aufgabe1|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            aufgabe1|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
u1.cnt14[0]            SLE      Q        Out     0.087     0.087 r     -         
cnt14[0]               Net      -        -       0.745     -           3         
u1.p1\.un4_cnt14_7     CFG4     D        In      -         0.833 r     -         
u1.p1\.un4_cnt14_7     CFG4     Y        Out     0.271     1.104 r     -         
un4_cnt14_7            Net      -        -       0.248     -           1         
u1.p1\.un4_cnt14       CFG4     B        In      -         1.353 r     -         
u1.p1\.un4_cnt14       CFG4     Y        Out     0.165     1.517 r     -         
un4_cnt14              Net      -        -       0.248     -           1         
u1.strb14              SLE      D        In      -         1.766 r     -         
=================================================================================
Total path delay (propagation time + setup) of 2.021 is 0.779(38.5%) logic and 1.242(61.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 168MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for aufgabe1 </a>

Mapping to part: m2s005vf400std
Cell usage:
CLKINT          2 uses
CFG1           1 use
CFG2           2 uses
CFG3           9 uses
CFG4           13 uses

Carry cells:
ARI1            14 uses - used for arithmetic functions


Sequential Cells: 
SLE            17 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 26
I/O primitives: 26
INBUF          14 uses
OUTBUF         12 uses


Global Clock Buffers: 2

Total LUTs:    39

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  17 + 0 + 0 + 0 = 17;
Total number of LUTs after P&R:  39 + 0 + 0 + 0 = 39;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 59MB peak: 168MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Jan 10 14:51:45 2022

###########################################################]

</pre></samp></body></html>
