Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2850c5e0e1ee4b49ac99f2fd8595944f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU_1bit [alu_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_MSB [alu_msb_default]
Compiling architecture alu_structure of entity xil_defaultlib.alu_main [alu_main_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
