INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sim_1/new/add_instruction_tb0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_instruction_tb0
