\section{\sc Skills}
% Digital Design: Static Timing Analysis, Synthesis, Equivalence Checking \\
% Verification: Functional and Formal Verification (Assertions), Coverage \\
% Computer Architecture (RISC-V) \\
% Programming Languages: Bluespec SV, Verilog, SystemVerilog, Python, C Programming, TCL Scripting \\
% Tools: Cadence (NCSim, Genus, Tempus, Incisive Metrics Center, Conformal LEC), 
% Mentor (Oasys, QuestaSim), Xilinx Vivado, Intel Quartus Prime


\endinput