// Seed: 1826181978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_2.id_13 = 0;
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  inout wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  assign id_1 = -1;
  logic id_5;
  ;
endmodule
module module_2 (
    output tri1 id_0
    , id_28,
    input supply0 id_1,
    input tri0 id_2
    , id_29,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    input wire id_11,
    input wire id_12,
    output tri1 id_13,
    output supply1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    input wand id_18,
    input tri0 id_19,
    output uwire id_20,
    output wor id_21,
    output uwire id_22,
    input supply0 id_23,
    input uwire id_24,
    output wor id_25,
    output tri0 id_26
);
  wire id_30 = id_3;
  wire id_31;
  wire id_32;
  ;
  parameter id_33 = -1 < 1;
  module_0 modCall_1 (
      id_29,
      id_32,
      id_32,
      id_28,
      id_31
  );
  assign id_30 = id_8;
  wire  id_34;
  logic id_35;
  ;
endmodule
