-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_txEngMemAccessBreakdown is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    txMetaloader2memAccessBreakdown_dout : IN STD_LOGIC_VECTOR (71 downto 0);
    txMetaloader2memAccessBreakdown_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    txMetaloader2memAccessBreakdown_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    txMetaloader2memAccessBreakdown_empty_n : IN STD_LOGIC;
    txMetaloader2memAccessBreakdown_read : OUT STD_LOGIC;
    memAccessBreakdown2txPkgStitcher_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    memAccessBreakdown2txPkgStitcher_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    memAccessBreakdown2txPkgStitcher_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    memAccessBreakdown2txPkgStitcher_full_n : IN STD_LOGIC;
    memAccessBreakdown2txPkgStitcher_write : OUT STD_LOGIC;
    m_axis_txread_cmd_TREADY : IN STD_LOGIC;
    m_axis_txread_cmd_TDATA : OUT STD_LOGIC_VECTOR (71 downto 0);
    m_axis_txread_cmd_TVALID : OUT STD_LOGIC );
end;


architecture behav of toe_top_txEngMemAccessBreakdown is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv24_40000 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_101000100000000 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000100000001000000000000000100000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_4080 : STD_LOGIC_VECTOR (14 downto 0) := "100000010000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal txEngBreakdownState_V_load_load_fu_122_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_92_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op18_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal txEngBreakdownState_V_load_reg_331 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_349 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op36_write_state2 : BOOLEAN;
    signal ap_predicate_op37_write_state2 : BOOLEAN;
    signal ap_predicate_op38_write_state2 : BOOLEAN;
    signal ap_predicate_op49_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal txEngBreakdownState_V_load_reg_331_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_335_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_349_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op57_write_state3 : BOOLEAN;
    signal ap_predicate_op59_write_state3 : BOOLEAN;
    signal regslice_both_m_axis_txread_cmd_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal txEngBreakdownState_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmd_bbt_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lengthFirstAccess_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal m_axis_txread_cmd_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txMetaloader2memAccessBreakdown_blk_n : STD_LOGIC;
    signal memAccessBreakdown2txPkgStitcher_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal txMetaloader2memAccessBreakdown_read_reg_339 : STD_LOGIC_VECTOR (71 downto 0);
    signal trunc_ln145_5_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1081_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_V_1_fu_190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal len_V_1_reg_353 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln174_4_fu_295_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal zext_ln174_fu_326_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal trunc_ln145_1_fu_130_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lhs_fu_150_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_fu_126_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1541_1_fu_174_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1541_fu_170_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_fu_178_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln_fu_160_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_i_fu_214_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal or_ln174_fu_222_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_s_fu_262_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln174_3_fu_272_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_9_fu_254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_i_fu_236_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_26_i_fu_276_p9 : STD_LOGIC_VECTOR (68 downto 0);
    signal len_V_fu_308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln174_i_fu_314_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln174_fu_322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_txread_cmd_TDATA_int_regslice : STD_LOGIC_VECTOR (71 downto 0);
    signal m_axis_txread_cmd_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_txread_cmd_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_txread_cmd_U_vld_out : STD_LOGIC;
    signal ap_condition_222 : BOOLEAN;
    signal ap_condition_193 : BOOLEAN;
    signal ap_condition_201 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component toe_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_m_axis_txread_cmd_U : component toe_top_regslice_both
    generic map (
        DataWidth => 72)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_txread_cmd_TDATA_int_regslice,
        vld_in => m_axis_txread_cmd_TVALID_int_regslice,
        ack_in => m_axis_txread_cmd_TREADY_int_regslice,
        data_out => m_axis_txread_cmd_TDATA,
        vld_out => regslice_both_m_axis_txread_cmd_U_vld_out,
        ack_out => m_axis_txread_cmd_TREADY,
        apdone_blk => regslice_both_m_axis_txread_cmd_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    txEngBreakdownState_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_201)) then
                if ((txEngBreakdownState_V_load_load_fu_122_p1 = ap_const_lv1_1)) then 
                    txEngBreakdownState_V <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_193)) then 
                    txEngBreakdownState_V <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (txEngBreakdownState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cmd_bbt_V_1 <= trunc_ln145_1_fu_130_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (txEngBreakdownState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1081_reg_349 <= icmp_ln1081_fu_184_p2;
                trunc_ln145_5_reg_344 <= txMetaloader2memAccessBreakdown_dout(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1081_reg_349_pp0_iter1_reg <= icmp_ln1081_reg_349;
                tmp_i_reg_335_pp0_iter1_reg <= tmp_i_reg_335;
                txEngBreakdownState_V_load_reg_331 <= txEngBreakdownState_V;
                txEngBreakdownState_V_load_reg_331_pp0_iter1_reg <= txEngBreakdownState_V_load_reg_331;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (txEngBreakdownState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1081_fu_184_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                len_V_1_reg_353 <= len_V_1_fu_190_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (txEngBreakdownState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1081_fu_184_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lengthFirstAccess_V <= len_V_1_fu_190_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((txEngBreakdownState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_335 <= tmp_i_nbreadreq_fu_92_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                txMetaloader2memAccessBreakdown_read_reg_339 <= txMetaloader2memAccessBreakdown_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txMetaloader2memAccessBreakdown_empty_n, ap_predicate_op18_read_state1, ap_done_reg, memAccessBreakdown2txPkgStitcher_full_n, txEngBreakdownState_V_load_reg_331, ap_predicate_op36_write_state2, ap_predicate_op37_write_state2, ap_predicate_op38_write_state2, ap_predicate_op49_write_state2, txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, ap_predicate_op57_write_state3, ap_predicate_op59_write_state3, regslice_both_m_axis_txread_cmd_U_apdone_blk, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op38_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (txMetaloader2memAccessBreakdown_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_txread_cmd_U_apdone_blk = ap_const_logic_1) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op59_write_state3 = ap_const_boolean_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txMetaloader2memAccessBreakdown_empty_n, ap_predicate_op18_read_state1, ap_done_reg, memAccessBreakdown2txPkgStitcher_full_n, txEngBreakdownState_V_load_reg_331, ap_predicate_op36_write_state2, ap_predicate_op37_write_state2, ap_predicate_op38_write_state2, ap_predicate_op49_write_state2, ap_block_state2_io, txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, ap_predicate_op57_write_state3, ap_predicate_op59_write_state3, regslice_both_m_axis_txread_cmd_U_apdone_blk, ap_block_state3_io, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op38_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (txMetaloader2memAccessBreakdown_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_txread_cmd_U_apdone_blk = ap_const_logic_1) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op59_write_state3 = ap_const_boolean_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txMetaloader2memAccessBreakdown_empty_n, ap_predicate_op18_read_state1, ap_done_reg, memAccessBreakdown2txPkgStitcher_full_n, txEngBreakdownState_V_load_reg_331, ap_predicate_op36_write_state2, ap_predicate_op37_write_state2, ap_predicate_op38_write_state2, ap_predicate_op49_write_state2, ap_block_state2_io, txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, ap_predicate_op57_write_state3, ap_predicate_op59_write_state3, regslice_both_m_axis_txread_cmd_U_apdone_blk, ap_block_state3_io, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op38_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (txMetaloader2memAccessBreakdown_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_txread_cmd_U_apdone_blk = ap_const_logic_1) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op59_write_state3 = ap_const_boolean_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(txMetaloader2memAccessBreakdown_empty_n, ap_predicate_op18_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (txMetaloader2memAccessBreakdown_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(txEngBreakdownState_V_load_reg_331, ap_predicate_op37_write_state2, ap_predicate_op49_write_state2, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(memAccessBreakdown2txPkgStitcher_full_n, txEngBreakdownState_V_load_reg_331, ap_predicate_op36_write_state2, ap_predicate_op37_write_state2, ap_predicate_op38_write_state2, ap_predicate_op49_write_state2, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op38_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state2 = ap_const_boolean_1) and (memAccessBreakdown2txPkgStitcher_full_n = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, ap_predicate_op57_write_state3, ap_predicate_op59_write_state3, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op59_write_state3 = ap_const_boolean_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, ap_predicate_op57_write_state3, ap_predicate_op59_write_state3, regslice_both_m_axis_txread_cmd_U_apdone_blk, m_axis_txread_cmd_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_m_axis_txread_cmd_U_apdone_blk = ap_const_logic_1) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op59_write_state3 = ap_const_boolean_1)) or ((m_axis_txread_cmd_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_193_assign_proc : process(tmp_i_nbreadreq_fu_92_p3, txEngBreakdownState_V, icmp_ln1081_fu_184_p2)
    begin
                ap_condition_193 <= ((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (txEngBreakdownState_V = ap_const_lv1_0) and (icmp_ln1081_fu_184_p2 = ap_const_lv1_1));
    end process;


    ap_condition_201_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_201 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_222_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_222 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op18_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_92_p3, txEngBreakdownState_V)
    begin
                ap_predicate_op18_read_state1 <= ((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (txEngBreakdownState_V = ap_const_lv1_0));
    end process;


    ap_predicate_op36_write_state2_assign_proc : process(txEngBreakdownState_V_load_reg_331, tmp_i_reg_335, icmp_ln1081_reg_349)
    begin
                ap_predicate_op36_write_state2 <= ((icmp_ln1081_reg_349 = ap_const_lv1_0) and (tmp_i_reg_335 = ap_const_lv1_1) and (txEngBreakdownState_V_load_reg_331 = ap_const_lv1_0));
    end process;


    ap_predicate_op37_write_state2_assign_proc : process(txEngBreakdownState_V_load_reg_331, tmp_i_reg_335, icmp_ln1081_reg_349)
    begin
                ap_predicate_op37_write_state2 <= ((icmp_ln1081_reg_349 = ap_const_lv1_0) and (tmp_i_reg_335 = ap_const_lv1_1) and (txEngBreakdownState_V_load_reg_331 = ap_const_lv1_0));
    end process;


    ap_predicate_op38_write_state2_assign_proc : process(txEngBreakdownState_V_load_reg_331, tmp_i_reg_335, icmp_ln1081_reg_349)
    begin
                ap_predicate_op38_write_state2 <= ((icmp_ln1081_reg_349 = ap_const_lv1_1) and (tmp_i_reg_335 = ap_const_lv1_1) and (txEngBreakdownState_V_load_reg_331 = ap_const_lv1_0));
    end process;


    ap_predicate_op49_write_state2_assign_proc : process(txEngBreakdownState_V_load_reg_331, tmp_i_reg_335, icmp_ln1081_reg_349)
    begin
                ap_predicate_op49_write_state2 <= ((icmp_ln1081_reg_349 = ap_const_lv1_1) and (tmp_i_reg_335 = ap_const_lv1_1) and (txEngBreakdownState_V_load_reg_331 = ap_const_lv1_0));
    end process;


    ap_predicate_op57_write_state3_assign_proc : process(txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, tmp_i_reg_335_pp0_iter1_reg, icmp_ln1081_reg_349_pp0_iter1_reg)
    begin
                ap_predicate_op57_write_state3 <= ((icmp_ln1081_reg_349_pp0_iter1_reg = ap_const_lv1_0) and (tmp_i_reg_335_pp0_iter1_reg = ap_const_lv1_1) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op59_write_state3_assign_proc : process(txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, tmp_i_reg_335_pp0_iter1_reg, icmp_ln1081_reg_349_pp0_iter1_reg)
    begin
                ap_predicate_op59_write_state3 <= ((icmp_ln1081_reg_349_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_335_pp0_iter1_reg = ap_const_lv1_1) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1081_fu_184_p2 <= "1" when (unsigned(ret_V_fu_178_p2) > unsigned(ap_const_lv24_40000)) else "0";
    len_V_1_fu_190_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln_fu_160_p4));
    len_V_fu_308_p2 <= std_logic_vector(unsigned(cmd_bbt_V_1) - unsigned(lengthFirstAccess_V));
    lhs_fu_150_p4 <= txMetaloader2memAccessBreakdown_dout(49 downto 32);

    m_axis_txread_cmd_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txEngBreakdownState_V_load_reg_331, ap_predicate_op37_write_state2, ap_predicate_op49_write_state2, txEngBreakdownState_V_load_reg_331_pp0_iter1_reg, ap_predicate_op57_write_state3, ap_predicate_op59_write_state3, ap_block_pp0_stage0, m_axis_txread_cmd_TREADY_int_regslice)
    begin
        if ((((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (txEngBreakdownState_V_load_reg_331_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op59_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)))) then 
            m_axis_txread_cmd_TDATA_blk_n <= m_axis_txread_cmd_TREADY_int_regslice;
        else 
            m_axis_txread_cmd_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_txread_cmd_TDATA_int_regslice_assign_proc : process(txEngBreakdownState_V_load_reg_331, ap_predicate_op37_write_state2, ap_predicate_op49_write_state2, txMetaloader2memAccessBreakdown_read_reg_339, zext_ln174_4_fu_295_p1, zext_ln174_fu_326_p1, ap_condition_222)
    begin
        if ((ap_const_boolean_1 = ap_condition_222)) then
            if ((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1)) then 
                m_axis_txread_cmd_TDATA_int_regslice <= zext_ln174_fu_326_p1;
            elsif ((ap_predicate_op49_write_state2 = ap_const_boolean_1)) then 
                m_axis_txread_cmd_TDATA_int_regslice <= zext_ln174_4_fu_295_p1;
            elsif ((ap_predicate_op37_write_state2 = ap_const_boolean_1)) then 
                m_axis_txread_cmd_TDATA_int_regslice <= txMetaloader2memAccessBreakdown_read_reg_339;
            else 
                m_axis_txread_cmd_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axis_txread_cmd_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axis_txread_cmd_TVALID <= regslice_both_m_axis_txread_cmd_U_vld_out;

    m_axis_txread_cmd_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, txEngBreakdownState_V_load_reg_331, ap_predicate_op37_write_state2, ap_predicate_op49_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((txEngBreakdownState_V_load_reg_331 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op49_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op37_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            m_axis_txread_cmd_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_txread_cmd_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    memAccessBreakdown2txPkgStitcher_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, memAccessBreakdown2txPkgStitcher_full_n, ap_predicate_op36_write_state2, ap_predicate_op38_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op38_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op36_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            memAccessBreakdown2txPkgStitcher_blk_n <= memAccessBreakdown2txPkgStitcher_full_n;
        else 
            memAccessBreakdown2txPkgStitcher_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    memAccessBreakdown2txPkgStitcher_din_assign_proc : process(ap_predicate_op36_write_state2, ap_predicate_op38_write_state2, ap_condition_222)
    begin
        if ((ap_const_boolean_1 = ap_condition_222)) then
            if ((ap_predicate_op38_write_state2 = ap_const_boolean_1)) then 
                memAccessBreakdown2txPkgStitcher_din <= ap_const_lv1_1;
            elsif ((ap_predicate_op36_write_state2 = ap_const_boolean_1)) then 
                memAccessBreakdown2txPkgStitcher_din <= ap_const_lv1_0;
            else 
                memAccessBreakdown2txPkgStitcher_din <= "X";
            end if;
        else 
            memAccessBreakdown2txPkgStitcher_din <= "X";
        end if; 
    end process;


    memAccessBreakdown2txPkgStitcher_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op36_write_state2, ap_predicate_op38_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op38_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op36_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            memAccessBreakdown2txPkgStitcher_write <= ap_const_logic_1;
        else 
            memAccessBreakdown2txPkgStitcher_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln174_26_i_fu_276_p9 <= (((((((ap_const_lv1_0 & zext_ln174_3_fu_272_p1) & tmp_9_fu_254_p3) & tmp_8_fu_246_p3) & tmp_54_i_fu_236_p4) & tmp_fu_228_p3) & ap_const_lv7_0) & len_V_1_reg_353);
    or_ln174_fu_222_p2 <= (tmp_52_i_fu_214_p4 or ap_const_lv96_101000100000000);
    or_ln174_i_fu_314_p3 <= (ap_const_lv15_4080 & len_V_fu_308_p2);
    ret_V_fu_178_p2 <= std_logic_vector(unsigned(zext_ln1541_1_fu_174_p1) + unsigned(zext_ln1541_fu_170_p1));
    rhs_fu_126_p1 <= txMetaloader2memAccessBreakdown_dout(23 - 1 downto 0);
        sext_ln174_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln174_i_fu_314_p3),32));

    tmp_52_i_fu_214_p4 <= ((trunc_ln145_5_reg_344 & ap_const_lv48_0) & len_V_1_reg_353);
    tmp_54_i_fu_236_p4 <= or_ln174_fu_222_p2(45 downto 40);
    tmp_8_fu_246_p3 <= or_ln174_fu_222_p2(48 downto 48);
    tmp_9_fu_254_p3 <= or_ln174_fu_222_p2(56 downto 56);
    tmp_fu_228_p3 <= or_ln174_fu_222_p2(32 downto 32);
    tmp_i_nbreadreq_fu_92_p3 <= (0=>(txMetaloader2memAccessBreakdown_empty_n), others=>'-');
    tmp_s_fu_262_p4 <= or_ln174_fu_222_p2(95 downto 64);
    trunc_ln145_1_fu_130_p1 <= txMetaloader2memAccessBreakdown_dout(16 - 1 downto 0);
    trunc_ln_fu_160_p4 <= txMetaloader2memAccessBreakdown_dout(47 downto 32);
    txEngBreakdownState_V_load_load_fu_122_p1 <= txEngBreakdownState_V;

    txMetaloader2memAccessBreakdown_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txMetaloader2memAccessBreakdown_empty_n, ap_predicate_op18_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txMetaloader2memAccessBreakdown_blk_n <= txMetaloader2memAccessBreakdown_empty_n;
        else 
            txMetaloader2memAccessBreakdown_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txMetaloader2memAccessBreakdown_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op18_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txMetaloader2memAccessBreakdown_read <= ap_const_logic_1;
        else 
            txMetaloader2memAccessBreakdown_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1541_1_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_fu_126_p1),24));
    zext_ln1541_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_fu_150_p4),24));
    zext_ln174_3_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_262_p4),36));
    zext_ln174_4_fu_295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_26_i_fu_276_p9),72));
    zext_ln174_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln174_fu_322_p1),72));
end behav;
