Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,154
design__inferred_latch__count,0
design__instance__count,25080
design__instance__area,548062
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,28
design__max_cap_violation__count__corner:nom_tt_025C_3v30,34
power__internal__total,0.10985397547483444
power__switching__total,0.07013160735368729
power__leakage__total,0.000002547781832618057
power__total,0.17998813092708588
clock__skew__worst_hold__corner:nom_tt_025C_3v30,3.897069000029865
clock__skew__worst_setup__corner:nom_tt_025C_3v30,5.078475117514335
timing__hold__ws__corner:nom_tt_025C_3v30,0.5645799543232031
timing__setup__ws__corner:nom_tt_025C_3v30,41.1894245924843
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.564580
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,41.189426
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,22
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,28
design__max_cap_violation__count__corner:nom_ss_125C_3v00,34
clock__skew__worst_hold__corner:nom_ss_125C_3v00,7.823361735429627
clock__skew__worst_setup__corner:nom_ss_125C_3v00,9.615744916927005
timing__hold__ws__corner:nom_ss_125C_3v00,1.4353012518098023
timing__setup__ws__corner:nom_ss_125C_3v00,19.079479869380037
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.435301
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,19.079479
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,28
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,35
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,2.201992872590025
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,3.115266799367928
timing__hold__ws__corner:nom_ff_n40C_3v60,0.206089595666755
timing__setup__ws__corner:nom_ff_n40C_3v60,46.9675440722471
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.206090
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,50.454632
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,22
design__max_fanout_violation__count,28
design__max_cap_violation__count,40
clock__skew__worst_hold,7.930648362493157
clock__skew__worst_setup,3.0857108852596684
timing__hold__ws,0.20582225395486434
timing__setup__ws,19.033120507274237
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.205822
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,19.033121
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,25080
design__instance__area__stdcell,548062
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.703132
design__instance__utilization__stdcell,0.703132
design__instance__count__class:tie_cell,22
design__instance__count__class:inverter,951
design__instance__count__class:sequential_cell,2013
design__instance__count__class:multi_input_combinational_cell,14612
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,665933
design__violations,0
design__instance__count__class:timing_repair_buffer,1279
design__instance__count__class:clock_buffer,522
design__instance__count__class:clock_inverter,228
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,19295
route__net__special,2
route__drc_errors__iter:1,2600
route__wirelength__iter:1,725642
route__drc_errors__iter:2,438
route__wirelength__iter:2,720617
route__drc_errors__iter:3,308
route__wirelength__iter:3,719567
route__drc_errors__iter:4,8
route__wirelength__iter:4,719411
route__drc_errors__iter:5,0
route__wirelength__iter:5,719415
route__drc_errors,0
route__wirelength,719415
route__vias,118449
route__vias__singlecut,118449
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,1499.98
design__instance__count__class:fill_cell,24580
timing__unannotated_net__count__corner:nom_tt_025C_3v30,19506
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,19506
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,19506
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,28
design__max_cap_violation__count__corner:min_tt_025C_3v30,30
clock__skew__worst_hold__corner:min_tt_025C_3v30,3.848939942372762
clock__skew__worst_setup__corner:min_tt_025C_3v30,5.030346948035676
timing__hold__ws__corner:min_tt_025C_3v30,0.5643199400834821
timing__setup__ws__corner:min_tt_025C_3v30,41.21112101553435
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.564320
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,41.211121
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,19506
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,22
design__max_fanout_violation__count__corner:min_ss_125C_3v00,28
design__max_cap_violation__count__corner:min_ss_125C_3v00,30
clock__skew__worst_hold__corner:min_ss_125C_3v00,7.734753501060651
clock__skew__worst_setup__corner:min_ss_125C_3v00,9.527139347093364
timing__hold__ws__corner:min_ss_125C_3v00,1.4350578909159217
timing__setup__ws__corner:min_ss_125C_3v00,19.11671941521443
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.435058
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,19.116720
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,19506
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,28
design__max_cap_violation__count__corner:min_ff_n40C_3v60,31
clock__skew__worst_hold__corner:min_ff_n40C_3v60,2.1724302971434293
clock__skew__worst_setup__corner:min_ff_n40C_3v60,3.0857108852596684
timing__hold__ws__corner:min_ff_n40C_3v60,0.20582225395486434
timing__setup__ws__corner:min_ff_n40C_3v60,47.03200095834454
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.205822
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,50.468742
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,19506
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,28
design__max_cap_violation__count__corner:max_tt_025C_3v30,39
clock__skew__worst_hold__corner:max_tt_025C_3v30,3.955015094037558
clock__skew__worst_setup__corner:max_tt_025C_3v30,5.136422987878918
timing__hold__ws__corner:max_tt_025C_3v30,0.564871498897715
timing__setup__ws__corner:max_tt_025C_3v30,41.16279700270861
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.564871
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,41.162796
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,19506
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,22
design__max_fanout_violation__count__corner:max_ss_125C_3v00,28
design__max_cap_violation__count__corner:max_ss_125C_3v00,39
clock__skew__worst_hold__corner:max_ss_125C_3v00,7.930648362493157
clock__skew__worst_setup__corner:max_ss_125C_3v00,9.723033320347424
timing__hold__ws__corner:max_ss_125C_3v00,1.4355939066073704
timing__setup__ws__corner:max_ss_125C_3v00,19.033120507274237
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.435594
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,19.033121
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,19506
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,28
design__max_cap_violation__count__corner:max_ff_n40C_3v60,40
clock__skew__worst_hold__corner:max_ff_n40C_3v60,2.237735393655675
clock__skew__worst_setup__corner:max_ff_n40C_3v60,3.1510017709167966
timing__hold__ws__corner:max_ff_n40C_3v60,0.2063902440703264
timing__setup__ws__corner:max_ff_n40C_3v60,46.8909404577383
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.206390
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,50.437424
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,19506
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,19506
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29927
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000729543
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00094774
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000954897
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00094774
design_powergrid__voltage__worst,0.00094774
design_powergrid__voltage__worst__net:VPWR,3.29927
design_powergrid__drop__worst,0.00094774
design_powergrid__drop__worst__net:VPWR,0.000729543
design_powergrid__voltage__worst__net:VGND,0.00094774
design_powergrid__drop__worst__net:VGND,0.00094774
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000088700000000000001174234320888700722207431681454181671142578125
ir__drop__worst,0.00072999999999999996315447337025261731469072401523590087890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
