/*
 * Author   : Ahmed Mohamed Aboud
 * Linkedin :https://www.linkedin.com/in/ahmed-mohamed-aboud-33b2471b1/
 * File Name: ADC_CFG.h
 * Date: 22 Dec 2023
 */

#ifndef ADC_CFG_H_
#define ADC_CFG_H_


#define ADC_TIME_OUT	1000000UL
/* MUX CONIGUARTIONS */

// First : AREF CONFIGURATIONS
#define ADMUX_AREF		1
#define ADMUX_AVRE_AVCC	2
#define ADMUX_AREF_INT	3

#define	ADMUX_AREF_CFG	ADMUX_AVRE_AVCC

// Second : MUX CONFIGURATIONS
//=> A : Single Ended
#define ADC0_MASK	0b00000000
#define ADC1_MASK	0b00000001
#define ADC2_MASK	0b00000010
#define ADC3_MASK	0b00000011
#define ADC4_MASK	0b00000100
#define ADC5_MASK	0b00000101
#define ADC6_MASK	0b00000110
#define ADC7_MASK	0b00000111

//=> B : Differential
#define ADC0_ADC0_10X_MASK	0b00001000
#define ADC1_ADC0_10X_MASK	0b00001001

#define ADC0_ADC0_200X_MASK	0b00001010
#define ADC1_ADC0_200X_MASK	0b00001011

#define ADC2_ADC2_10X_MASK	0b00001100
#define ADC3_ADC2_10X_MASK	0b00001101

#define ADC2_ADC2_200X_MASK	0b00001110
#define ADC3_ADC2_200X_MASK	0b00001111

#define ADC0_ADC1_1X_MASK	0b00010000
#define ADC1_ADC1_1X_MASK	0b00010001
#define ADC2_ADC1_1X_MASK	0b00010010
#define ADC3_ADC1_1X_MASK	0b00010011
#define ADC4_ADC1_1X_MASK	0b00010100
#define ADC5_ADC1_1X_MASK	0b00010101
#define ADC6_ADC1_1X_MASK	0b00010110
#define ADC7_ADC1_1X_MASK	0b00010111

#define ADC0_ADC2_1X_MASK	0b00011000
#define ADC1_ADC2_1X_MASK	0b00011001
#define ADC2_ADC2_1X_MASK	0b00011010
#define ADC3_ADC2_1X_MASK	0b00011011
#define ADC4_ADC2_1X_MASK	0b00011100
#define ADC5_ADC2_1X_MASK	0b00011101
#define VBG_1_22V_MASK		0b00011110
#define GND_OV_MASK			0b00011111

// THIRD : ADLAR CINFIGURATION
#define LEFT_ADJUST		1
#define RIGHT_ADJUST	2

#define ADLAR_CFG 		LEFT_ADJUST
/* ADCSRA CONFIGUARTIONS */
// ADEN CONFIGUARIONS
#define ADC_ENABLE		1
#define ADC_DISABLE		2

// ADSC CONFIGUARIONS
#define ADC_START_CONVERSIONS	1

#define CONVERSTION_START	ADC_START_CONVERSIONS

// ADATE CONFIGUARTIONS
#define AUTO_TRIGGER_ENABLE		1
#define AUTO_TRIGGER_DISABLE	2

#define AUTO_TRIGGER_STATUS		AUTO_TRIGGER_ENABLE

// ADIF CONFIGURATIONS


// ADIF CONFIGURATIONS
#define ADC_INT_ENABLE	1
#define ADC_INT_DISABLE 2

#define ADC_INT_STATUS	ADC_INT_DISABLE

// Prescalar CONFIGURATIONS
#define DF2_MASK	1
#define DF4_MASK	2
#define DF8_MASK 	3
#define DF16_MASK 	4
#define DF32_MASK 	5
#define DF64_MASK 	6
#define DF128_MASK 	7


/* SFIOR CONFIGURATIONS */
#define SINGLE_CONVERSION	9
#define FREE_RUNNING 		1
#define ANALOG_COMPARATOR	2
#define EXT_INT0_REQ		3
#define SINGLE_CONVERSION	9

#define CONVERSION_TYPE	SINGLE_CONVERSION

#endif /* ADC_CFG_H_ */
