// Seed: 3307317529
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(
        .id_4(-1 - 1),
        .id_5(id_6 == -1)
    ),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21[1'b0 :-1]
);
  input logic [7:0] id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  module_0 modCall_1 ();
  input wire id_11;
  output uwire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  timeunit 1ps / 1ps;
  parameter id_22 = (1'b0);
  always_latch $clog2(23);
  ;
  assign id_10 = -1;
endmodule
