#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x143e0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1487d00 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x143c410 .functor NOT 1, L_0x14b2330, C4<0>, C4<0>, C4<0>;
L_0x14546b0 .functor XOR 8, L_0x14b1ec0, L_0x14b2080, C4<00000000>, C4<00000000>;
L_0x1489120 .functor XOR 8, L_0x14546b0, L_0x14b21c0, C4<00000000>, C4<00000000>;
v0x14afaa0_0 .net *"_ivl_10", 7 0, L_0x14b21c0;  1 drivers
v0x14afba0_0 .net *"_ivl_12", 7 0, L_0x1489120;  1 drivers
v0x14afc80_0 .net *"_ivl_2", 7 0, L_0x14b1e20;  1 drivers
v0x14afd40_0 .net *"_ivl_4", 7 0, L_0x14b1ec0;  1 drivers
v0x14afe20_0 .net *"_ivl_6", 7 0, L_0x14b2080;  1 drivers
v0x14aff50_0 .net *"_ivl_8", 7 0, L_0x14546b0;  1 drivers
v0x14b0030_0 .net "areset", 0 0, L_0x143c820;  1 drivers
v0x14b00d0_0 .var "clk", 0 0;
v0x14b0170_0 .net "predict_history_dut", 6 0, v0x14aee30_0;  1 drivers
v0x14b02c0_0 .net "predict_history_ref", 6 0, L_0x14b1c90;  1 drivers
v0x14b0360_0 .net "predict_pc", 6 0, L_0x14b0f20;  1 drivers
v0x14b0400_0 .net "predict_taken_dut", 0 0, v0x14af070_0;  1 drivers
v0x14b04a0_0 .net "predict_taken_ref", 0 0, L_0x14b1ad0;  1 drivers
v0x14b0540_0 .net "predict_valid", 0 0, v0x14ac140_0;  1 drivers
v0x14b05e0_0 .var/2u "stats1", 223 0;
v0x14b0680_0 .var/2u "strobe", 0 0;
v0x14b0740_0 .net "tb_match", 0 0, L_0x14b2330;  1 drivers
v0x14b08f0_0 .net "tb_mismatch", 0 0, L_0x143c410;  1 drivers
v0x14b0990_0 .net "train_history", 6 0, L_0x14b14d0;  1 drivers
v0x14b0a50_0 .net "train_mispredicted", 0 0, L_0x14b1370;  1 drivers
v0x14b0af0_0 .net "train_pc", 6 0, L_0x14b1660;  1 drivers
v0x14b0bb0_0 .net "train_taken", 0 0, L_0x14b1150;  1 drivers
v0x14b0c50_0 .net "train_valid", 0 0, v0x14acac0_0;  1 drivers
v0x14b0cf0_0 .net "wavedrom_enable", 0 0, v0x14acb90_0;  1 drivers
v0x14b0d90_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x14acc30_0;  1 drivers
v0x14b0e30_0 .net "wavedrom_title", 511 0, v0x14acd10_0;  1 drivers
L_0x14b1e20 .concat [ 7 1 0 0], L_0x14b1c90, L_0x14b1ad0;
L_0x14b1ec0 .concat [ 7 1 0 0], L_0x14b1c90, L_0x14b1ad0;
L_0x14b2080 .concat [ 7 1 0 0], v0x14aee30_0, v0x14af070_0;
L_0x14b21c0 .concat [ 7 1 0 0], L_0x14b1c90, L_0x14b1ad0;
L_0x14b2330 .cmp/eeq 8, L_0x14b1e20, L_0x1489120;
S_0x143b790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1487d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1440150 .param/l "LNT" 0 3 22, C4<01>;
P_0x1440190 .param/l "LT" 0 3 22, C4<10>;
P_0x14401d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1440210 .param/l "ST" 0 3 22, C4<11>;
P_0x1440250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x143cd00 .functor XOR 7, v0x14aa2e0_0, L_0x14b0f20, C4<0000000>, C4<0000000>;
L_0x1465940 .functor XOR 7, L_0x14b14d0, L_0x14b1660, C4<0000000>, C4<0000000>;
v0x1478410_0 .net *"_ivl_11", 0 0, L_0x14b19e0;  1 drivers
L_0x7f3ed508e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14786e0_0 .net *"_ivl_12", 0 0, L_0x7f3ed508e1c8;  1 drivers
L_0x7f3ed508e210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x143c480_0 .net *"_ivl_16", 6 0, L_0x7f3ed508e210;  1 drivers
v0x143c6c0_0 .net *"_ivl_4", 1 0, L_0x14b17f0;  1 drivers
v0x143c890_0 .net *"_ivl_6", 8 0, L_0x14b18f0;  1 drivers
L_0x7f3ed508e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143cdf0_0 .net *"_ivl_9", 1 0, L_0x7f3ed508e180;  1 drivers
v0x14a9fc0_0 .net "areset", 0 0, L_0x143c820;  alias, 1 drivers
v0x14aa080_0 .net "clk", 0 0, v0x14b00d0_0;  1 drivers
v0x14aa140 .array "pht", 0 127, 1 0;
v0x14aa200_0 .net "predict_history", 6 0, L_0x14b1c90;  alias, 1 drivers
v0x14aa2e0_0 .var "predict_history_r", 6 0;
v0x14aa3c0_0 .net "predict_index", 6 0, L_0x143cd00;  1 drivers
v0x14aa4a0_0 .net "predict_pc", 6 0, L_0x14b0f20;  alias, 1 drivers
v0x14aa580_0 .net "predict_taken", 0 0, L_0x14b1ad0;  alias, 1 drivers
v0x14aa640_0 .net "predict_valid", 0 0, v0x14ac140_0;  alias, 1 drivers
v0x14aa700_0 .net "train_history", 6 0, L_0x14b14d0;  alias, 1 drivers
v0x14aa7e0_0 .net "train_index", 6 0, L_0x1465940;  1 drivers
v0x14aa8c0_0 .net "train_mispredicted", 0 0, L_0x14b1370;  alias, 1 drivers
v0x14aa980_0 .net "train_pc", 6 0, L_0x14b1660;  alias, 1 drivers
v0x14aaa60_0 .net "train_taken", 0 0, L_0x14b1150;  alias, 1 drivers
v0x14aab20_0 .net "train_valid", 0 0, v0x14acac0_0;  alias, 1 drivers
E_0x144b330 .event posedge, v0x14a9fc0_0, v0x14aa080_0;
L_0x14b17f0 .array/port v0x14aa140, L_0x14b18f0;
L_0x14b18f0 .concat [ 7 2 0 0], L_0x143cd00, L_0x7f3ed508e180;
L_0x14b19e0 .part L_0x14b17f0, 1, 1;
L_0x14b1ad0 .functor MUXZ 1, L_0x7f3ed508e1c8, L_0x14b19e0, v0x14ac140_0, C4<>;
L_0x14b1c90 .functor MUXZ 7, L_0x7f3ed508e210, v0x14aa2e0_0, v0x14ac140_0, C4<>;
S_0x1464c70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x143b790;
 .timescale -12 -12;
v0x1477ff0_0 .var/i "i", 31 0;
S_0x14aad40 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1487d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x14aaef0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x143c820 .functor BUFZ 1, v0x14ac210_0, C4<0>, C4<0>, C4<0>;
L_0x7f3ed508e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14ab9d0_0 .net *"_ivl_10", 0 0, L_0x7f3ed508e0a8;  1 drivers
L_0x7f3ed508e0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14abab0_0 .net *"_ivl_14", 6 0, L_0x7f3ed508e0f0;  1 drivers
L_0x7f3ed508e138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14abb90_0 .net *"_ivl_18", 6 0, L_0x7f3ed508e138;  1 drivers
L_0x7f3ed508e018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14abc50_0 .net *"_ivl_2", 6 0, L_0x7f3ed508e018;  1 drivers
L_0x7f3ed508e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14abd30_0 .net *"_ivl_6", 0 0, L_0x7f3ed508e060;  1 drivers
v0x14abe60_0 .net "areset", 0 0, L_0x143c820;  alias, 1 drivers
v0x14abf00_0 .net "clk", 0 0, v0x14b00d0_0;  alias, 1 drivers
v0x14abfd0_0 .net "predict_pc", 6 0, L_0x14b0f20;  alias, 1 drivers
v0x14ac0a0_0 .var "predict_pc_r", 6 0;
v0x14ac140_0 .var "predict_valid", 0 0;
v0x14ac210_0 .var "reset", 0 0;
v0x14ac2b0_0 .net "tb_match", 0 0, L_0x14b2330;  alias, 1 drivers
v0x14ac370_0 .net "train_history", 6 0, L_0x14b14d0;  alias, 1 drivers
v0x14ac460_0 .var "train_history_r", 6 0;
v0x14ac520_0 .net "train_mispredicted", 0 0, L_0x14b1370;  alias, 1 drivers
v0x14ac5f0_0 .var "train_mispredicted_r", 0 0;
v0x14ac690_0 .net "train_pc", 6 0, L_0x14b1660;  alias, 1 drivers
v0x14ac890_0 .var "train_pc_r", 6 0;
v0x14ac950_0 .net "train_taken", 0 0, L_0x14b1150;  alias, 1 drivers
v0x14aca20_0 .var "train_taken_r", 0 0;
v0x14acac0_0 .var "train_valid", 0 0;
v0x14acb90_0 .var "wavedrom_enable", 0 0;
v0x14acc30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x14acd10_0 .var "wavedrom_title", 511 0;
E_0x144a7d0/0 .event negedge, v0x14aa080_0;
E_0x144a7d0/1 .event posedge, v0x14aa080_0;
E_0x144a7d0 .event/or E_0x144a7d0/0, E_0x144a7d0/1;
L_0x14b0f20 .functor MUXZ 7, L_0x7f3ed508e018, v0x14ac0a0_0, v0x14ac140_0, C4<>;
L_0x14b1150 .functor MUXZ 1, L_0x7f3ed508e060, v0x14aca20_0, v0x14acac0_0, C4<>;
L_0x14b1370 .functor MUXZ 1, L_0x7f3ed508e0a8, v0x14ac5f0_0, v0x14acac0_0, C4<>;
L_0x14b14d0 .functor MUXZ 7, L_0x7f3ed508e0f0, v0x14ac460_0, v0x14acac0_0, C4<>;
L_0x14b1660 .functor MUXZ 7, L_0x7f3ed508e138, v0x14ac890_0, v0x14acac0_0, C4<>;
S_0x14aafb0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x14aad40;
 .timescale -12 -12;
v0x14ab210_0 .var/2u "arfail", 0 0;
v0x14ab2f0_0 .var "async", 0 0;
v0x14ab3b0_0 .var/2u "datafail", 0 0;
v0x14ab450_0 .var/2u "srfail", 0 0;
E_0x144a580 .event posedge, v0x14aa080_0;
E_0x142e9f0 .event negedge, v0x14aa080_0;
TD_tb.stim1.reset_test ;
    %wait E_0x144a580;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144a580;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x142e9f0;
    %load/vec4 v0x14ac2b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14ab3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %wait E_0x144a580;
    %load/vec4 v0x14ac2b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14ab210_0, 0, 1;
    %wait E_0x144a580;
    %load/vec4 v0x14ac2b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14ab450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %load/vec4 v0x14ab450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14ab210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x14ab2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x14ab3b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14ab2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x14ab510 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x14aad40;
 .timescale -12 -12;
v0x14ab710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14ab7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x14aad40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14acf90 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1487d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x14ad150 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x14adab0_0 .net "areset", 0 0, L_0x143c820;  alias, 1 drivers
v0x14adbc0_0 .net "clk", 0 0, v0x14b00d0_0;  alias, 1 drivers
v0x14adcd0_0 .var "global_history", 6 0;
v0x14add70 .array "pht", 0 127, 1 0;
v0x14aee30_0 .var "predict_history", 6 0;
v0x14aef60_0 .net "predict_pc", 6 0, L_0x14b0f20;  alias, 1 drivers
v0x14af070_0 .var "predict_taken", 0 0;
v0x14af130_0 .net "predict_valid", 0 0, v0x14ac140_0;  alias, 1 drivers
v0x14af220_0 .net "train_history", 6 0, L_0x14b14d0;  alias, 1 drivers
v0x14af2e0_0 .net "train_mispredicted", 0 0, L_0x14b1370;  alias, 1 drivers
v0x14af3d0_0 .net "train_pc", 6 0, L_0x14b1660;  alias, 1 drivers
v0x14af4e0_0 .net "train_taken", 0 0, L_0x14b1150;  alias, 1 drivers
v0x14af5d0_0 .net "train_valid", 0 0, v0x14acac0_0;  alias, 1 drivers
v0x14add70_0 .array/port v0x14add70, 0;
E_0x148fb80/0 .event anyedge, v0x14aa640_0, v0x14aa4a0_0, v0x14adcd0_0, v0x14add70_0;
v0x14add70_1 .array/port v0x14add70, 1;
v0x14add70_2 .array/port v0x14add70, 2;
v0x14add70_3 .array/port v0x14add70, 3;
v0x14add70_4 .array/port v0x14add70, 4;
E_0x148fb80/1 .event anyedge, v0x14add70_1, v0x14add70_2, v0x14add70_3, v0x14add70_4;
v0x14add70_5 .array/port v0x14add70, 5;
v0x14add70_6 .array/port v0x14add70, 6;
v0x14add70_7 .array/port v0x14add70, 7;
v0x14add70_8 .array/port v0x14add70, 8;
E_0x148fb80/2 .event anyedge, v0x14add70_5, v0x14add70_6, v0x14add70_7, v0x14add70_8;
v0x14add70_9 .array/port v0x14add70, 9;
v0x14add70_10 .array/port v0x14add70, 10;
v0x14add70_11 .array/port v0x14add70, 11;
v0x14add70_12 .array/port v0x14add70, 12;
E_0x148fb80/3 .event anyedge, v0x14add70_9, v0x14add70_10, v0x14add70_11, v0x14add70_12;
v0x14add70_13 .array/port v0x14add70, 13;
v0x14add70_14 .array/port v0x14add70, 14;
v0x14add70_15 .array/port v0x14add70, 15;
v0x14add70_16 .array/port v0x14add70, 16;
E_0x148fb80/4 .event anyedge, v0x14add70_13, v0x14add70_14, v0x14add70_15, v0x14add70_16;
v0x14add70_17 .array/port v0x14add70, 17;
v0x14add70_18 .array/port v0x14add70, 18;
v0x14add70_19 .array/port v0x14add70, 19;
v0x14add70_20 .array/port v0x14add70, 20;
E_0x148fb80/5 .event anyedge, v0x14add70_17, v0x14add70_18, v0x14add70_19, v0x14add70_20;
v0x14add70_21 .array/port v0x14add70, 21;
v0x14add70_22 .array/port v0x14add70, 22;
v0x14add70_23 .array/port v0x14add70, 23;
v0x14add70_24 .array/port v0x14add70, 24;
E_0x148fb80/6 .event anyedge, v0x14add70_21, v0x14add70_22, v0x14add70_23, v0x14add70_24;
v0x14add70_25 .array/port v0x14add70, 25;
v0x14add70_26 .array/port v0x14add70, 26;
v0x14add70_27 .array/port v0x14add70, 27;
v0x14add70_28 .array/port v0x14add70, 28;
E_0x148fb80/7 .event anyedge, v0x14add70_25, v0x14add70_26, v0x14add70_27, v0x14add70_28;
v0x14add70_29 .array/port v0x14add70, 29;
v0x14add70_30 .array/port v0x14add70, 30;
v0x14add70_31 .array/port v0x14add70, 31;
v0x14add70_32 .array/port v0x14add70, 32;
E_0x148fb80/8 .event anyedge, v0x14add70_29, v0x14add70_30, v0x14add70_31, v0x14add70_32;
v0x14add70_33 .array/port v0x14add70, 33;
v0x14add70_34 .array/port v0x14add70, 34;
v0x14add70_35 .array/port v0x14add70, 35;
v0x14add70_36 .array/port v0x14add70, 36;
E_0x148fb80/9 .event anyedge, v0x14add70_33, v0x14add70_34, v0x14add70_35, v0x14add70_36;
v0x14add70_37 .array/port v0x14add70, 37;
v0x14add70_38 .array/port v0x14add70, 38;
v0x14add70_39 .array/port v0x14add70, 39;
v0x14add70_40 .array/port v0x14add70, 40;
E_0x148fb80/10 .event anyedge, v0x14add70_37, v0x14add70_38, v0x14add70_39, v0x14add70_40;
v0x14add70_41 .array/port v0x14add70, 41;
v0x14add70_42 .array/port v0x14add70, 42;
v0x14add70_43 .array/port v0x14add70, 43;
v0x14add70_44 .array/port v0x14add70, 44;
E_0x148fb80/11 .event anyedge, v0x14add70_41, v0x14add70_42, v0x14add70_43, v0x14add70_44;
v0x14add70_45 .array/port v0x14add70, 45;
v0x14add70_46 .array/port v0x14add70, 46;
v0x14add70_47 .array/port v0x14add70, 47;
v0x14add70_48 .array/port v0x14add70, 48;
E_0x148fb80/12 .event anyedge, v0x14add70_45, v0x14add70_46, v0x14add70_47, v0x14add70_48;
v0x14add70_49 .array/port v0x14add70, 49;
v0x14add70_50 .array/port v0x14add70, 50;
v0x14add70_51 .array/port v0x14add70, 51;
v0x14add70_52 .array/port v0x14add70, 52;
E_0x148fb80/13 .event anyedge, v0x14add70_49, v0x14add70_50, v0x14add70_51, v0x14add70_52;
v0x14add70_53 .array/port v0x14add70, 53;
v0x14add70_54 .array/port v0x14add70, 54;
v0x14add70_55 .array/port v0x14add70, 55;
v0x14add70_56 .array/port v0x14add70, 56;
E_0x148fb80/14 .event anyedge, v0x14add70_53, v0x14add70_54, v0x14add70_55, v0x14add70_56;
v0x14add70_57 .array/port v0x14add70, 57;
v0x14add70_58 .array/port v0x14add70, 58;
v0x14add70_59 .array/port v0x14add70, 59;
v0x14add70_60 .array/port v0x14add70, 60;
E_0x148fb80/15 .event anyedge, v0x14add70_57, v0x14add70_58, v0x14add70_59, v0x14add70_60;
v0x14add70_61 .array/port v0x14add70, 61;
v0x14add70_62 .array/port v0x14add70, 62;
v0x14add70_63 .array/port v0x14add70, 63;
v0x14add70_64 .array/port v0x14add70, 64;
E_0x148fb80/16 .event anyedge, v0x14add70_61, v0x14add70_62, v0x14add70_63, v0x14add70_64;
v0x14add70_65 .array/port v0x14add70, 65;
v0x14add70_66 .array/port v0x14add70, 66;
v0x14add70_67 .array/port v0x14add70, 67;
v0x14add70_68 .array/port v0x14add70, 68;
E_0x148fb80/17 .event anyedge, v0x14add70_65, v0x14add70_66, v0x14add70_67, v0x14add70_68;
v0x14add70_69 .array/port v0x14add70, 69;
v0x14add70_70 .array/port v0x14add70, 70;
v0x14add70_71 .array/port v0x14add70, 71;
v0x14add70_72 .array/port v0x14add70, 72;
E_0x148fb80/18 .event anyedge, v0x14add70_69, v0x14add70_70, v0x14add70_71, v0x14add70_72;
v0x14add70_73 .array/port v0x14add70, 73;
v0x14add70_74 .array/port v0x14add70, 74;
v0x14add70_75 .array/port v0x14add70, 75;
v0x14add70_76 .array/port v0x14add70, 76;
E_0x148fb80/19 .event anyedge, v0x14add70_73, v0x14add70_74, v0x14add70_75, v0x14add70_76;
v0x14add70_77 .array/port v0x14add70, 77;
v0x14add70_78 .array/port v0x14add70, 78;
v0x14add70_79 .array/port v0x14add70, 79;
v0x14add70_80 .array/port v0x14add70, 80;
E_0x148fb80/20 .event anyedge, v0x14add70_77, v0x14add70_78, v0x14add70_79, v0x14add70_80;
v0x14add70_81 .array/port v0x14add70, 81;
v0x14add70_82 .array/port v0x14add70, 82;
v0x14add70_83 .array/port v0x14add70, 83;
v0x14add70_84 .array/port v0x14add70, 84;
E_0x148fb80/21 .event anyedge, v0x14add70_81, v0x14add70_82, v0x14add70_83, v0x14add70_84;
v0x14add70_85 .array/port v0x14add70, 85;
v0x14add70_86 .array/port v0x14add70, 86;
v0x14add70_87 .array/port v0x14add70, 87;
v0x14add70_88 .array/port v0x14add70, 88;
E_0x148fb80/22 .event anyedge, v0x14add70_85, v0x14add70_86, v0x14add70_87, v0x14add70_88;
v0x14add70_89 .array/port v0x14add70, 89;
v0x14add70_90 .array/port v0x14add70, 90;
v0x14add70_91 .array/port v0x14add70, 91;
v0x14add70_92 .array/port v0x14add70, 92;
E_0x148fb80/23 .event anyedge, v0x14add70_89, v0x14add70_90, v0x14add70_91, v0x14add70_92;
v0x14add70_93 .array/port v0x14add70, 93;
v0x14add70_94 .array/port v0x14add70, 94;
v0x14add70_95 .array/port v0x14add70, 95;
v0x14add70_96 .array/port v0x14add70, 96;
E_0x148fb80/24 .event anyedge, v0x14add70_93, v0x14add70_94, v0x14add70_95, v0x14add70_96;
v0x14add70_97 .array/port v0x14add70, 97;
v0x14add70_98 .array/port v0x14add70, 98;
v0x14add70_99 .array/port v0x14add70, 99;
v0x14add70_100 .array/port v0x14add70, 100;
E_0x148fb80/25 .event anyedge, v0x14add70_97, v0x14add70_98, v0x14add70_99, v0x14add70_100;
v0x14add70_101 .array/port v0x14add70, 101;
v0x14add70_102 .array/port v0x14add70, 102;
v0x14add70_103 .array/port v0x14add70, 103;
v0x14add70_104 .array/port v0x14add70, 104;
E_0x148fb80/26 .event anyedge, v0x14add70_101, v0x14add70_102, v0x14add70_103, v0x14add70_104;
v0x14add70_105 .array/port v0x14add70, 105;
v0x14add70_106 .array/port v0x14add70, 106;
v0x14add70_107 .array/port v0x14add70, 107;
v0x14add70_108 .array/port v0x14add70, 108;
E_0x148fb80/27 .event anyedge, v0x14add70_105, v0x14add70_106, v0x14add70_107, v0x14add70_108;
v0x14add70_109 .array/port v0x14add70, 109;
v0x14add70_110 .array/port v0x14add70, 110;
v0x14add70_111 .array/port v0x14add70, 111;
v0x14add70_112 .array/port v0x14add70, 112;
E_0x148fb80/28 .event anyedge, v0x14add70_109, v0x14add70_110, v0x14add70_111, v0x14add70_112;
v0x14add70_113 .array/port v0x14add70, 113;
v0x14add70_114 .array/port v0x14add70, 114;
v0x14add70_115 .array/port v0x14add70, 115;
v0x14add70_116 .array/port v0x14add70, 116;
E_0x148fb80/29 .event anyedge, v0x14add70_113, v0x14add70_114, v0x14add70_115, v0x14add70_116;
v0x14add70_117 .array/port v0x14add70, 117;
v0x14add70_118 .array/port v0x14add70, 118;
v0x14add70_119 .array/port v0x14add70, 119;
v0x14add70_120 .array/port v0x14add70, 120;
E_0x148fb80/30 .event anyedge, v0x14add70_117, v0x14add70_118, v0x14add70_119, v0x14add70_120;
v0x14add70_121 .array/port v0x14add70, 121;
v0x14add70_122 .array/port v0x14add70, 122;
v0x14add70_123 .array/port v0x14add70, 123;
v0x14add70_124 .array/port v0x14add70, 124;
E_0x148fb80/31 .event anyedge, v0x14add70_121, v0x14add70_122, v0x14add70_123, v0x14add70_124;
v0x14add70_125 .array/port v0x14add70, 125;
v0x14add70_126 .array/port v0x14add70, 126;
v0x14add70_127 .array/port v0x14add70, 127;
E_0x148fb80/32 .event anyedge, v0x14add70_125, v0x14add70_126, v0x14add70_127;
E_0x148fb80 .event/or E_0x148fb80/0, E_0x148fb80/1, E_0x148fb80/2, E_0x148fb80/3, E_0x148fb80/4, E_0x148fb80/5, E_0x148fb80/6, E_0x148fb80/7, E_0x148fb80/8, E_0x148fb80/9, E_0x148fb80/10, E_0x148fb80/11, E_0x148fb80/12, E_0x148fb80/13, E_0x148fb80/14, E_0x148fb80/15, E_0x148fb80/16, E_0x148fb80/17, E_0x148fb80/18, E_0x148fb80/19, E_0x148fb80/20, E_0x148fb80/21, E_0x148fb80/22, E_0x148fb80/23, E_0x148fb80/24, E_0x148fb80/25, E_0x148fb80/26, E_0x148fb80/27, E_0x148fb80/28, E_0x148fb80/29, E_0x148fb80/30, E_0x148fb80/31, E_0x148fb80/32;
S_0x14ad7b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x14acf90;
 .timescale 0 0;
v0x14ad9b0_0 .var/2s "i", 31 0;
S_0x14af880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1487d00;
 .timescale -12 -12;
E_0x148fe70 .event anyedge, v0x14b0680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14b0680_0;
    %nor/r;
    %assign/vec4 v0x14b0680_0, 0;
    %wait E_0x148fe70;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14aad40;
T_4 ;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac5f0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x14ac890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14aca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac140_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x14ac0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ab2f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x14aafb0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ab7f0;
    %join;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac140_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14ac0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14ac890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14aca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac5f0_0, 0;
    %wait E_0x142e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144a580;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14aca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144a580;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ab7f0;
    %join;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14ac0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14ac890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14aca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14ac5f0_0, 0;
    %wait E_0x142e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ac210_0, 0;
    %wait E_0x144a580;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14aca20_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144a580;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14aca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x14ac460_0, 0;
    %wait E_0x144a580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14acac0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144a580;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ab7f0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144a7d0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x14acac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14aca20_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x14ac890_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x14ac0a0_0, 0;
    %assign/vec4 v0x14ac140_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x14ac460_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x14ac5f0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x143b790;
T_5 ;
    %wait E_0x144b330;
    %load/vec4 v0x14a9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1464c70;
    %jmp t_0;
    .scope S_0x1464c70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1477ff0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1477ff0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1477ff0_0;
    %store/vec4a v0x14aa140, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1477ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1477ff0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x143b790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14aa2e0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14aa640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x14aa2e0_0;
    %load/vec4 v0x14aa580_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x14aa2e0_0, 0;
T_5.5 ;
    %load/vec4 v0x14aab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x14aa7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14aa140, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x14aaa60_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x14aa7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14aa140, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x14aa7e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14aa140, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x14aa7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14aa140, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x14aaa60_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x14aa7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14aa140, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x14aa7e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14aa140, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x14aa8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x14aa700_0;
    %load/vec4 v0x14aaa60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x14aa2e0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14acf90;
T_6 ;
    %wait E_0x148fb80;
    %load/vec4 v0x14af130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14aef60_0;
    %load/vec4 v0x14adcd0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14add70, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x14af070_0, 0, 1;
    %load/vec4 v0x14adcd0_0;
    %store/vec4 v0x14aee30_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14af070_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14aee30_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14acf90;
T_7 ;
    %wait E_0x144b330;
    %load/vec4 v0x14adab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14adcd0_0, 0;
    %fork t_3, S_0x14ad7b0;
    %jmp t_2;
    .scope S_0x14ad7b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ad9b0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x14ad9b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x14ad9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14add70, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ad9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14ad9b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x14acf90;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14af5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x14af4e0_0;
    %load/vec4 v0x14af3d0_0;
    %load/vec4 v0x14af220_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14add70, 4;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14af3d0_0;
    %load/vec4 v0x14af220_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14add70, 0, 4;
    %load/vec4 v0x14af2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x14af220_0;
    %assign/vec4 v0x14adcd0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x14adcd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x14af4e0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x14adcd0_0, 0;
T_7.8 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1487d00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b00d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b0680_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1487d00;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x14b00d0_0;
    %inv;
    %store/vec4 v0x14b00d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1487d00;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14abf00_0, v0x14b08f0_0, v0x14b00d0_0, v0x14b0030_0, v0x14b0540_0, v0x14b0360_0, v0x14b0c50_0, v0x14b0bb0_0, v0x14b0a50_0, v0x14b0990_0, v0x14b0af0_0, v0x14b04a0_0, v0x14b0400_0, v0x14b02c0_0, v0x14b0170_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1487d00;
T_11 ;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1487d00;
T_12 ;
    %wait E_0x144a7d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b05e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
    %load/vec4 v0x14b0740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b05e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x14b04a0_0;
    %load/vec4 v0x14b04a0_0;
    %load/vec4 v0x14b0400_0;
    %xor;
    %load/vec4 v0x14b04a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x14b02c0_0;
    %load/vec4 v0x14b02c0_0;
    %load/vec4 v0x14b0170_0;
    %xor;
    %load/vec4 v0x14b02c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x14b05e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b05e0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response18/top_module.sv";
