Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/team1/piano3/test_isim_beh.exe -prj C:/team1/piano3/test_beh.prj work.test 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/team1/piano3/CLKDivider.vhd" into library work
Parsing VHDL file "C:/team1/piano3/piano.vhd" into library work
Parsing VHDL file "C:/team1/piano3/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CLKDivider [\CLKDivider(56)\]
Compiling architecture behavioral of entity CLKDivider [\CLKDivider(50)\]
Compiling architecture behavioral of entity CLKDivider [\CLKDivider(44)\]
Compiling architecture behavioral of entity CLKDivider [\CLKDivider(42)\]
Compiling architecture behavioral of entity piano [piano_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/team1/piano3/test_isim_beh.exe
Fuse Memory Usage: 34712 KB
Fuse CPU Usage: 608 ms
