

================================================================
== Vivado HLS Report for 'WriteC126'
================================================================
* Date:           Mon Feb 27 15:56:55 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.988|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  387|  1572867|  387|  1572867|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |  385|  1572865|         3|          1|          1| 384 ~ 1572864 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_V_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str671, i32 0, i32 0, [1 x i8]* @p_str672, [1 x i8]* @p_str673, [1 x i8]* @p_str674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str675, [1 x i8]* @p_str676)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str657, i32 0, i32 0, [1 x i8]* @p_str658, [1 x i8]* @p_str659, [1 x i8]* @p_str660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str661, [1 x i8]* @p_str662)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str685, i32 0, i32 0, [1 x i8]* @p_str686, [1 x i8]* @p_str687, [1 x i8]* @p_str688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str689, [1 x i8]* @p_str690)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str692, i32 0, i32 0, [1 x i8]* @p_str693, [1 x i8]* @p_str694, [1 x i8]* @p_str695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str696, [1 x i8]* @p_str697)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str699, i32 0, i32 0, [1 x i8]* @p_str700, [1 x i8]* @p_str701, [1 x i8]* @p_str702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str703, [1 x i8]* @p_str704)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str706, i32 0, i32 0, [1 x i8]* @p_str707, [1 x i8]* @p_str708, [1 x i8]* @p_str709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str710, [1 x i8]* @p_str711)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str713, i32 0, i32 0, [1 x i8]* @p_str714, [1 x i8]* @p_str715, [1 x i8]* @p_str716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str717, [1 x i8]* @p_str718)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %N_pipe_V_V1)" [src/modules.hpp:428]   --->   Operation 13 'read' 'tmp_V_2' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i32 %tmp_V_2 to i512" [src/modules.hpp:430]   --->   Operation 14 'zext' 'out_data_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 49, i1 false)" [src/modules.hpp:435]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %tmp_V_2, i9 0)" [src/modules.hpp:428]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %tmp_V_2, i7 0)" [src/modules.hpp:428]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl16 = zext i39 %tmp to i41" [src/modules.hpp:428]   --->   Operation 18 'zext' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.04ns)   --->   "%bound4 = sub i41 %p_shl, %p_shl16" [src/modules.hpp:428]   --->   Operation 19 'sub' 'bound4' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %.preheader" [src/modules.hpp:437]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i41 [ 0, %0 ], [ %add_ln437, %ifFalse ]" [src/modules.hpp:437]   --->   Operation 21 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %select_ln437, %ifFalse ]" [src/modules.hpp:437]   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln439_1, %ifFalse ]" [src/modules.hpp:439]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%n_0 = phi i6 [ 0, %0 ], [ %select_ln439, %ifFalse ]" [src/modules.hpp:439]   --->   Operation 24 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = phi i512 [ %out_data_data_V, %0 ], [ %tmp_data_V_2, %ifFalse ]"   --->   Operation 25 'phi' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 26 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln448 = icmp eq i32 %i_0, 0" [src/modules.hpp:448]   --->   Operation 27 'icmp' 'icmp_ln448' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.41ns)   --->   "%tmp_user_V = select i1 %icmp_ln448, i5 -15, i5 -16" [src/modules.hpp:448]   --->   Operation 28 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.11ns)   --->   "%icmp_ln437 = icmp eq i41 %indvar_flatten13, %bound4" [src/modules.hpp:437]   --->   Operation 29 'icmp' 'icmp_ln437' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.04ns)   --->   "%add_ln437 = add i41 %indvar_flatten13, 1" [src/modules.hpp:437]   --->   Operation 30 'add' 'add_ln437' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln437, label %1, label %hls_label_19" [src/modules.hpp:437]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.91ns)   --->   "%icmp_ln439 = icmp eq i10 %indvar_flatten, 384" [src/modules.hpp:439]   --->   Operation 32 'icmp' 'icmp_ln439' <Predicate = (!icmp_ln437)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln448 = select i1 %icmp_ln439, i6 0, i6 %n_0" [src/modules.hpp:448]   --->   Operation 33 'select' 'select_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln437_1 = add nsw i32 1, %i_0" [src/modules.hpp:437]   --->   Operation 34 'add' 'add_ln437_1' <Predicate = (!icmp_ln437)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln448_1 = icmp eq i32 %add_ln437_1, 0" [src/modules.hpp:448]   --->   Operation 35 'icmp' 'icmp_ln448_1' <Predicate = (!icmp_ln437)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V_1)   --->   "%select_ln302_1 = select i1 %icmp_ln448_1, i5 -15, i5 -16" [src/modules.hpp:448]   --->   Operation 36 'select' 'select_ln302_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_user_V_1 = select i1 %icmp_ln439, i5 %select_ln302_1, i5 %tmp_user_V" [src/modules.hpp:448]   --->   Operation 37 'select' 'tmp_user_V_1' <Predicate = (!icmp_ln437)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%xor_ln448 = xor i1 %icmp_ln439, true" [src/modules.hpp:448]   --->   Operation 38 'xor' 'xor_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.72ns)   --->   "%icmp_ln440 = icmp eq i4 %j_0, -8" [src/modules.hpp:440]   --->   Operation 39 'icmp' 'icmp_ln440' <Predicate = (!icmp_ln437)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln448 = and i1 %icmp_ln440, %xor_ln448" [src/modules.hpp:448]   --->   Operation 40 'and' 'and_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln437 = select i1 %icmp_ln439, i32 %add_ln437_1, i32 %i_0" [src/modules.hpp:437]   --->   Operation 41 'select' 'select_ln437' <Predicate = (!icmp_ln437)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%n = add i6 1, %select_ln448" [src/modules.hpp:439]   --->   Operation 42 'add' 'n' <Predicate = (!icmp_ln437)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln440)   --->   "%or_ln440 = or i1 %and_ln448, %icmp_ln439" [src/modules.hpp:440]   --->   Operation 43 'or' 'or_ln440' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln440 = select i1 %or_ln440, i4 0, i4 %j_0" [src/modules.hpp:440]   --->   Operation 44 'select' 'select_ln440' <Predicate = (!icmp_ln437)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%select_ln439 = select i1 %and_ln448, i6 %n, i6 %select_ln448" [src/modules.hpp:439]   --->   Operation 45 'select' 'select_ln439' <Predicate = (!icmp_ln437)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i4 %select_ln440 to i3" [src/modules.hpp:442]   --->   Operation 46 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%j = add i4 1, %select_ln440" [src/modules.hpp:440]   --->   Operation 47 'add' 'j' <Predicate = (!icmp_ln437)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln439 = add i10 %indvar_flatten, 1" [src/modules.hpp:439]   --->   Operation 48 'add' 'add_ln439' <Predicate = (!icmp_ln437)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.40ns)   --->   "%select_ln439_1 = select i1 %icmp_ln439, i10 1, i10 %add_ln439" [src/modules.hpp:439]   --->   Operation 49 'select' 'select_ln439_1' <Predicate = (!icmp_ln437)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %trunc_ln442, i6 0)" [src/modules.hpp:442]   --->   Operation 50 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln442 = or i9 %Lo_assign, 63" [src/modules.hpp:442]   --->   Operation 51 'or' 'or_ln442' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.83ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [src/modules.hpp:442]   --->   Operation 52 'read' 'tmp_V' <Predicate = (!icmp_ln437)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_3 = zext i64 %tmp_V to i512" [src/modules.hpp:442]   --->   Operation 53 'zext' 'tmp_V_3' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln414 = icmp ugt i9 %Lo_assign, %or_ln442" [src/modules.hpp:442]   --->   Operation 54 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %Lo_assign to i10" [src/modules.hpp:442]   --->   Operation 55 'zext' 'zext_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i9 %or_ln442 to i10" [src/modules.hpp:442]   --->   Operation 56 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%xor_ln414 = xor i10 %zext_ln414, 511" [src/modules.hpp:442]   --->   Operation 57 'xor' 'xor_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_1" [src/modules.hpp:442]   --->   Operation 58 'select' 'select_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i10 %zext_ln414_1, i10 %zext_ln414" [src/modules.hpp:442]   --->   Operation 59 'select' 'select_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414" [src/modules.hpp:442]   --->   Operation 60 'select' 'select_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414_1 = xor i10 %select_ln414, 511" [src/modules.hpp:442]   --->   Operation 61 'xor' 'xor_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_2 = zext i10 %select_ln414_2 to i512" [src/modules.hpp:442]   --->   Operation 62 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i10 %select_ln414_1 to i512" [src/modules.hpp:442]   --->   Operation 63 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_4 = zext i10 %xor_ln414_1 to i512" [src/modules.hpp:442]   --->   Operation 64 'zext' 'zext_ln414_4' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %tmp_V_3, %zext_ln414_2" [src/modules.hpp:442]   --->   Operation 65 'shl' 'shl_ln414' <Predicate = (!icmp_ln437)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%tmp_2 = call i512 @llvm.part.select.i512(i512 %shl_ln414, i32 511, i32 0)" [src/modules.hpp:442]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i512 %tmp_2, i512 %shl_ln414" [src/modules.hpp:442]   --->   Operation 67 'select' 'select_ln414_3' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i512 -1, %zext_ln414_3" [src/modules.hpp:442]   --->   Operation 68 'shl' 'shl_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i512 -1, %zext_ln414_4" [src/modules.hpp:442]   --->   Operation 69 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.86ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_1, %lshr_ln414" [src/modules.hpp:442]   --->   Operation 70 'and' 'and_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.86> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%xor_ln414_2 = xor i512 %and_ln414, -1" [src/modules.hpp:442]   --->   Operation 71 'xor' 'xor_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%and_ln414_1 = and i512 %tmp_data_V_1, %xor_ln414_2" [src/modules.hpp:442]   --->   Operation 72 'and' 'and_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%and_ln414_2 = and i512 %select_ln414_3, %and_ln414" [src/modules.hpp:442]   --->   Operation 73 'and' 'and_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_data_V_2 = or i512 %and_ln414_1, %and_ln414_2" [src/modules.hpp:442]   --->   Operation 74 'or' 'tmp_data_V_2' <Predicate = (!icmp_ln437)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.72ns)   --->   "%icmp_ln440_1 = icmp eq i4 %j, -8" [src/modules.hpp:440]   --->   Operation 75 'icmp' 'icmp_ln440_1' <Predicate = (!icmp_ln437)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln440_1, label %ifTrue, label %ifFalse" [src/modules.hpp:440]   --->   Operation 76 'br' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.78ns)   --->   "%out_data_last_V = icmp eq i6 %select_ln439, -17" [src/modules.hpp:447]   --->   Operation 77 'icmp' 'out_data_last_V' <Predicate = (icmp_ln440_1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 1572864, i64 12288)"   --->   Operation 78 'speclooptripcount' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i5 %tmp_user_V_1 to i6" [src/modules.hpp:448]   --->   Operation 79 'sext' 'sext_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln448 = zext i6 %sext_ln448 to i16" [src/modules.hpp:448]   --->   Operation 80 'zext' 'zext_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [src/modules.hpp:440]   --->   Operation 81 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:441]   --->   Operation 82 'specpipeline' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_1)" [src/modules.hpp:443]   --->   Operation 83 'specregionend' 'empty' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_2, i8 1, i8 40, i16 %zext_ln448, i1 %out_data_last_V)" [src/modules.hpp:449]   --->   Operation 84 'write' <Predicate = (icmp_ln440_1)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 85 'br' <Predicate = (icmp_ln440_1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 86 'br' <Predicate = (!icmp_ln437)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:452]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'N_pipe_V_V1' (src/modules.hpp:428) [15]  (1.84 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:435) [17]  (1.84 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/modules.hpp:439) with incoming values : ('select_ln439_1', src/modules.hpp:439) [26]  (0 ns)
	'icmp' operation ('icmp_ln439', src/modules.hpp:439) [37]  (0.912 ns)
	'select' operation ('select_ln448', src/modules.hpp:448) [38]  (0.384 ns)
	'add' operation ('n', src/modules.hpp:439) [49]  (0.781 ns)
	'select' operation ('select_ln439', src/modules.hpp:439) [52]  (0.384 ns)

 <State 3>: 3.99ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (src/modules.hpp:442) [58]  (1.84 ns)
	'shl' operation ('shl_ln414', src/modules.hpp:442) [71]  (1.54 ns)
	'select' operation ('select_ln414_3', src/modules.hpp:442) [73]  (0 ns)
	'and' operation ('and_ln414_2', src/modules.hpp:442) [79]  (0 ns)
	'or' operation ('__Result__', src/modules.hpp:442) [80]  (0.614 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo write on port 'out_V_data_V' (src/modules.hpp:449) [87]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
