# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimviewer' will expire in 9 days.
do scripts/sim_wallace_tree.do
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:45 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/ha.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture Behavioral of ha
# End time: 14:21:46 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:46 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture structural of fa
# End time: 14:21:47 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:47 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/wallace_tree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wallace_tree
# -- Compiling architecture structural of wallace_tree
# End time: 14:21:48 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:48 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../tb/tb_wallace_tree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_wallace_tree
# -- Compiling architecture behavior of tb_wallace_tree
# End time: 14:21:50 on Nov 21,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -t ps work.tb_wallace_tree -voptargs="+acc" 
# Start time: 14:21:50 on Nov 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(78): (vopt-1270) Bad default binding for component instance "fa0_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(143): (vopt-1270) Bad default binding for component instance "fa0_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(203): (vopt-1270) Bad default binding for component instance "fa0_l2: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(94): (vopt-1270) Bad default binding for component instance "fa_g_l0: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(159): (vopt-1270) Bad default binding for component instance "fa_g_l1: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(219): (vopt-1270) Bad default binding for component instance "fa_g_l2: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(219): (vopt-1270) Bad default binding for component instance "fa_g_l2: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(219): (vopt-1270) Bad default binding for component instance "fa_g_l2: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(219): (vopt-1270) Bad default binding for component instance "fa_g_l2: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(219): (vopt-1270) Bad default binding for component instance "fa_g_l2: fa".
#  (Component port "sum" is not on the entity.)
# ** Error (suppressible): ../R4-MBE/vhdl/wallace_tree.vhd(219): (vopt-1270) Bad default binding for component instance "fa_g_l2: fa".
#  (Component port "sum" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=26, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./scripts/sim_wallace_tree.do PAUSED at line 7
do scripts/sim_wallace_tree.do
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:04:13 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/ha.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture Behavioral of ha
# End time: 15:04:14 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:04:14 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture structural of fa
# ** Error: ../R4-MBE/vhdl/fa.vhd(19): Illegal target for signal assignment.
# ** Error: ../R4-MBE/vhdl/fa.vhd(19): (vcom-1136) Unknown identifier "s".
# ** Note: ../R4-MBE/vhdl/fa.vhd(21): VHDL Compiler exiting
# End time: 15:04:15 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /eda/mentor/2020-21/RHELx86/QUESTA-CORE-PRIME_2020.4/questasim/linux_x86_64/vcom failed.
# Error in macro ./scripts/sim_wallace_tree.do line 2
# /eda/mentor/2020-21/RHELx86/QUESTA-CORE-PRIME_2020.4/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work ./work ../R4-MBE/vhdl/fa.vhd"
do scripts/sim_wallace_tree.do
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:04:46 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/ha.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture Behavioral of ha
# End time: 15:04:48 on Nov 21,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:04:48 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture structural of fa
# End time: 15:04:49 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:04:49 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../R4-MBE/vhdl/wallace_tree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wallace_tree
# -- Compiling architecture structural of wallace_tree
# End time: 15:04:50 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:04:50 on Nov 21,2025
# vcom -reportprogress 300 -work ./work ../tb/tb_wallace_tree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_wallace_tree
# -- Compiling architecture behavior of tb_wallace_tree
# End time: 15:04:52 on Nov 21,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -t ps work.tb_wallace_tree -voptargs="+acc" 
# Start time: 14:21:50 on Nov 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: License feature 'msimhdlsim' will expire in 9 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_wallace_tree(behavior)#1
# Loading work.wallace_tree(structural)#1
# Loading work.ha(behavioral)#1
# Loading work.fa(structural)#1
