<stg><name>xf_pyrdown_gaussian_nxn<1080, 1920, 0, 1, 1, 1922, 5, 25, 1></name>


<trans_list>

<trans id="444" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="12" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="17" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
arrayctor.loop2:0 %row_ind_V_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
arrayctor.loop2:1 %row_ind_V_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
arrayctor.loop2:2 %row_ind_V_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
arrayctor.loop2:3 %row_ind_V_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_3_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="32">
<![CDATA[
arrayctor.loop2:4 %row_ind_V_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_4_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop2:5 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop2:6 %img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="16">
<![CDATA[
arrayctor.loop2:7 %empty = trunc i16 %img_width_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_filter_in1, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_filter_out2, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop2:10 %buf_0_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop2:11 %buf_1_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop2:12 %buf_2_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop2:13 %buf_3_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_3_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop2:14 %buf_4_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_4_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop2:15 %specmemcore_ln203 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i8 %buf_3_V, i8 %buf_4_V, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln203"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop2:16 %br_ln209 = br void %bb2392

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb2392:0 %row_ind_V_0_2 = phi i3, void %arrayctor.loop2, i3 %init_row_ind, void %bb2392.split54

]]></Node>
<StgValue><ssdm name="row_ind_V_0_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13">
<![CDATA[
bb2392:1 %row_ind_V_0_0_load = load i13 %row_ind_V_0_0

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13">
<![CDATA[
bb2392:2 %row_ind_V_1_0_load = load i13 %row_ind_V_1_0

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13">
<![CDATA[
bb2392:3 %row_ind_V_2_0_load = load i13 %row_ind_V_2_0

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13">
<![CDATA[
bb2392:4 %row_ind_V_3_0_load = load i13 %row_ind_V_3_0

]]></Node>
<StgValue><ssdm name="row_ind_V_3_0_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13">
<![CDATA[
bb2392:5 %row_ind_V_4_0_load = load i13 %row_ind_V_4_0

]]></Node>
<StgValue><ssdm name="row_ind_V_4_0_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb2392:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb2392:7 %icmp_ln882 = icmp_eq  i3 %row_ind_V_0_2, i3

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2392:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb2392:9 %init_row_ind = add i3 %row_ind_V_0_2, i3

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2392:10 %br_ln209 = br i1 %icmp_ln882, void %bb2392.split, void %._crit_edge2042.loopexit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2392.split:0 %specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln209"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="3">
<![CDATA[
bb2392.split:1 %zext_ln304 = zext i3 %row_ind_V_0_2

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
bb2392.split:2 %switch_ln324 = switch i3 %row_ind_V_0_2, void %branch9, i3, void %bb2392.split.bb2392.split54_crit_edge, i3, void %branch6, i3, void %branch7, i3, void %branch8

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_3_0, i13 %row_ind_V_3_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln324 = br void %bb2392.split54

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln324 = br void %bb2392.split54

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln324 = br void %bb2392.split54

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
bb2392.split.bb2392.split54_crit_edge:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
bb2392.split.bb2392.split54_crit_edge:1 %br_ln324 = br void %bb2392.split54

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="!0"/>
<literal name="row_ind_V_0_2" val="!1"/>
<literal name="row_ind_V_0_2" val="!2"/>
<literal name="row_ind_V_0_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_4_0, i13 %row_ind_V_4_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="!0"/>
<literal name="row_ind_V_0_2" val="!1"/>
<literal name="row_ind_V_0_2" val="!2"/>
<literal name="row_ind_V_0_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln324 = br void %bb2392.split54

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
bb2392.split54:0 %br_ln0 = br void %bb2392

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge2042.loopexit:0 %zext_ln538 = zext i13 %row_ind_V_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge2042.loopexit:1 %wide_trip_count = zext i13 %row_ind_V_4_0_load

]]></Node>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2042.loopexit:2 %br_ln217 = br void

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %init_buf = phi i64 %add_ln217, void %._crit_edge2015.loopexit, i64 %zext_ln538, void %._crit_edge2042.loopexit

]]></Node>
<StgValue><ssdm name="init_buf"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln882_1 = icmp_ult  i64 %init_buf, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="icmp_ln882_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln217 = br i1 %icmp_ln882_1, void %bb2388.preheader, void %.split9

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:0 %speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln217"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="64">
<![CDATA[
.split9:2 %trunc_ln324 = trunc i64 %init_buf

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split9:3 %br_ln221 = br void %bb2389

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="13">
<![CDATA[
bb2388.preheader:0 %trunc_ln324_1 = trunc i13 %row_ind_V_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln324_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
bb2388.preheader:1 %br_ln0 = br void %bb2388

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2389:0 %empty_52 = phi i13, void %.split9, i13 %add_ln695, void %bb2389.split276

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="13">
<![CDATA[
bb2389:1 %zext_ln882 = zext i13 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln882"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb2389:2 %icmp_ln882_2 = icmp_ult  i16 %zext_ln882, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln882_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb2389:3 %add_ln695 = add i13 %empty_52, i13

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2389:4 %br_ln221 = br i1 %icmp_ln882_2, void %._crit_edge2015.loopexit, void %bb2389.split

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
bb2389.split:10 %switch_ln324 = switch i3 %trunc_ln324, void %branch14, i3, void %branch10, i3, void %branch11, i3, void %branch12, i3, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
bb2389.split276:0 %br_ln0 = br void %bb2389

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb2389.split:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2389.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2389.split:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb2389.split:3 %p_filter_in1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %p_filter_in1

]]></Node>
<StgValue><ssdm name="p_filter_in1_read"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
bb2389.split:4 %zext_ln538_1 = zext i13 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2389.split:5 %buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2389.split:6 %buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2389.split:7 %buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2389.split:8 %buf_3_V_addr = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_3_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2389.split:9 %buf_4_V_addr = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_4_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch13:0 %store_ln324 = store i8 %p_filter_in1_read, i11 %buf_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln324 = br void %bb2389.split276

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch12:0 %store_ln324 = store i8 %p_filter_in1_read, i11 %buf_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln324 = br void %bb2389.split276

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch11:0 %store_ln324 = store i8 %p_filter_in1_read, i11 %buf_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln324 = br void %bb2389.split276

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch10:0 %store_ln324 = store i8 %p_filter_in1_read, i11 %buf_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln324 = br void %bb2389.split276

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
<literal name="trunc_ln324" val="!2"/>
<literal name="trunc_ln324" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch14:0 %store_ln324 = store i8 %p_filter_in1_read, i11 %buf_4_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
<literal name="trunc_ln324" val="!2"/>
<literal name="trunc_ln324" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln324 = br void %bb2389.split276

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge2015.loopexit:0 %add_ln217 = add i64 %init_buf, i64

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2015.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2388:0 %empty_53 = phi i13 %add_ln695_1, void %bb2388.split, i13, void %bb2388.preheader

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb2388:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="13">
<![CDATA[
bb2388:2 %zext_ln882_1 = zext i13 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln882_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb2388:3 %icmp_ln882_3 = icmp_ult  i16 %zext_ln882_1, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln882_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb2388:4 %add_ln695_1 = add i13 %empty_53, i13

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2388:5 %br_ln232 = br i1 %icmp_ln882_3, void %._crit_edge2005.loopexit, void %bb2388.split

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="13">
<![CDATA[
bb2388.split:2 %conv_i85 = zext i13 %empty_53

]]></Node>
<StgValue><ssdm name="conv_i85"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2388.split:3 %buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %conv_i85

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:4 %buf_0_V_load = load i11 %buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2388.split:5 %buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %conv_i85

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:6 %buf_1_V_load = load i11 %buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2388.split:7 %buf_2_V_addr_3 = getelementptr i8 %buf_2_V, i64, i64 %conv_i85

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:8 %buf_2_V_load = load i11 %buf_2_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2388.split:9 %buf_3_V_addr_3 = getelementptr i8 %buf_3_V, i64, i64 %conv_i85

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:10 %buf_3_V_load = load i11 %buf_3_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_3_V_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2388.split:11 %buf_4_V_addr_3 = getelementptr i8 %buf_4_V, i64, i64 %conv_i85

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:12 %buf_4_V_load = load i11 %buf_4_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_4_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2388.split:0 %speclooptripcount_ln236 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln236"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2388.split:1 %specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:4 %buf_0_V_load = load i11 %buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:6 %buf_1_V_load = load i11 %buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:8 %buf_2_V_load = load i11 %buf_2_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:10 %buf_3_V_load = load i11 %buf_3_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_3_V_load"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="11">
<![CDATA[
bb2388.split:12 %buf_4_V_load = load i11 %buf_4_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_4_V_load"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
bb2388.split:13 %tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i3 %trunc_ln324_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb2388.split:14 %store_ln324 = store i8 %tmp_1, i11 %buf_0_V_addr_1, i8 %buf_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
bb2388.split:15 %tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %tmp_1, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i3 %trunc_ln324_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb2388.split:16 %store_ln324 = store i8 %tmp_2, i11 %buf_1_V_addr_1, i8 %buf_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
bb2388.split:17 %br_ln0 = br void %bb2388

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:0 %p_Result_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:1 %src_buf_V_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_0_0"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:2 %src_buf_V_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_0_1"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:3 %src_buf_V_0_2 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_0_2"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:4 %src_buf_V_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:5 %src_buf_V_1_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0_1"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:6 %src_buf_V_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:7 %src_buf_V_1_2 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_1_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:8 %src_buf_V_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:9 %src_buf_V_2_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:10 %src_buf_V_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:11 %src_buf_V_2_2 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_2_2"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:12 %src_buf_V_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:13 %src_buf_V_3_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:14 %src_buf_V_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_3_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:15 %src_buf_V_3_2 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_3_2"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:16 %p_Result_1 = alloca i32

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:17 %src_buf_V_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:18 %src_buf_V_4_1 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_4_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2005.loopexit:19 %src_buf_V_4_2 = alloca i32

]]></Node>
<StgValue><ssdm name="src_buf_V_4_2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge2005.loopexit:20 %conv_i_i_i47 = zext i16 %img_height_read

]]></Node>
<StgValue><ssdm name="conv_i_i_i47"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge2005.loopexit:21 %add_i_i50 = add i17 %conv_i_i_i47, i17

]]></Node>
<StgValue><ssdm name="add_i_i50"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge2005.loopexit:22 %op2_assign = add i14 %empty, i14

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge2005.loopexit:23 %sub_i = add i17 %conv_i_i_i47, i17

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2005.loopexit:24 %br_ln246 = br void %bb2390

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2390:0 %row_ind_V_3_1 = phi i13 %row_ind_V_4_0_load, void %._crit_edge2005.loopexit, i13 %row_ind_V_4, void %bb2391

]]></Node>
<StgValue><ssdm name="row_ind_V_3_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2390:1 %row_ind_V_2 = phi i13 %row_ind_V_3_0_load, void %._crit_edge2005.loopexit, i13 %row_ind_V_3_1, void %bb2391

]]></Node>
<StgValue><ssdm name="row_ind_V_2"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2390:2 %row_ind_V_1 = phi i13 %row_ind_V_2_0_load, void %._crit_edge2005.loopexit, i13 %row_ind_V_2, void %bb2391

]]></Node>
<StgValue><ssdm name="row_ind_V_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2390:3 %row_ind_V_0 = phi i13 %row_ind_V_1_0_load, void %._crit_edge2005.loopexit, i13 %row_ind_V_1, void %bb2391

]]></Node>
<StgValue><ssdm name="row_ind_V_0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2390:4 %row_ind_V_4 = phi i13 %row_ind_V_0_0_load, void %._crit_edge2005.loopexit, i13 %row_ind_V_0, void %bb2391

]]></Node>
<StgValue><ssdm name="row_ind_V_4"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb2390:5 %empty_54 = phi i13, void %._crit_edge2005.loopexit, i13 %add_ln695_2, void %bb2391

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="13">
<![CDATA[
bb2390:6 %zext_ln882_2 = zext i13 %empty_54

]]></Node>
<StgValue><ssdm name="zext_ln882_2"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="13">
<![CDATA[
bb2390:7 %zext_ln882_3 = zext i13 %empty_54

]]></Node>
<StgValue><ssdm name="zext_ln882_3"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb2390:8 %icmp_ln882_4 = icmp_ult  i17 %zext_ln882_3, i17 %add_i_i50

]]></Node>
<StgValue><ssdm name="icmp_ln882_4"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2390:9 %br_ln246 = br i1 %icmp_ln882_4, void %._crit_edge.loopexit, void %bb2390.split

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2390.split:0 %speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln96"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2390.split:1 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb2390.split:2 %cmp_i_i289_i = icmp_ult  i16 %zext_ln882_2, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="cmp_i_i289_i"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb2390.split:3 %cmp_i_i224_i = icmp_sgt  i17 %zext_ln882_3, i17 %sub_i

]]></Node>
<StgValue><ssdm name="cmp_i_i224_i"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb2390.split:4 %sub_i_i198_i = sub i17 %zext_ln882_3, i17 %sub_i

]]></Node>
<StgValue><ssdm name="sub_i_i198_i"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="17">
<![CDATA[
bb2390.split:5 %sub_i_i198_i_cast = sext i17 %sub_i_i198_i

]]></Node>
<StgValue><ssdm name="sub_i_i198_i_cast"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb2390.split:6 %sub_i181_i = sub i18, i18 %sub_i_i198_i_cast

]]></Node>
<StgValue><ssdm name="sub_i181_i"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="18">
<![CDATA[
bb2390.split:7 %empty_55 = trunc i18 %sub_i181_i

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
bb2390.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_i181_i, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2390.split:9 %spec_select2101 = and i1 %cmp_i_i224_i, i1 %tmp

]]></Node>
<StgValue><ssdm name="spec_select2101"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb2390.split:10 %cmp_i_i169_i_1 = icmp_slt  i18 %sub_i181_i, i18

]]></Node>
<StgValue><ssdm name="cmp_i_i169_i_1"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2390.split:11 %spec_select2117 = and i1 %cmp_i_i224_i, i1 %cmp_i_i169_i_1

]]></Node>
<StgValue><ssdm name="spec_select2117"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb2390.split:12 %tmp_13 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %sub_i181_i, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb2390.split:13 %icmp = icmp_slt  i17 %tmp_13, i17

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2390.split:14 %spec_select2133 = and i1 %cmp_i_i224_i, i1 %icmp

]]></Node>
<StgValue><ssdm name="spec_select2133"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb2390.split:15 %cmp_i_i169_i_3 = icmp_slt  i18 %sub_i181_i, i18

]]></Node>
<StgValue><ssdm name="cmp_i_i169_i_3"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2390.split:16 %spec_select2149 = and i1 %cmp_i_i224_i, i1 %cmp_i_i169_i_3

]]></Node>
<StgValue><ssdm name="spec_select2149"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb2390.split:17 %cmp_i_i169_i_4 = icmp_sgt  i17 %sub_i_i198_i, i17

]]></Node>
<StgValue><ssdm name="cmp_i_i169_i_4"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2390.split:18 %spec_select2165 = and i1 %cmp_i_i224_i, i1 %cmp_i_i169_i_4

]]></Node>
<StgValue><ssdm name="spec_select2165"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="13">
<![CDATA[
bb2390.split:19 %trunc_ln324_2 = trunc i13 %row_ind_V_3_1

]]></Node>
<StgValue><ssdm name="trunc_ln324_2"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="13">
<![CDATA[
bb2390.split:20 %trunc_ln324_3 = trunc i13 %row_ind_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln324_3"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="13">
<![CDATA[
bb2390.split:21 %trunc_ln324_4 = trunc i13 %row_ind_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln324_4"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="13">
<![CDATA[
bb2390.split:22 %trunc_ln324_5 = trunc i13 %row_ind_V_0

]]></Node>
<StgValue><ssdm name="trunc_ln324_5"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="13">
<![CDATA[
bb2390.split:23 %trunc_ln324_6 = trunc i13 %row_ind_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln324_6"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
bb2390.split:24 %br_ln114 = br void

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln266 = ret

]]></Node>
<StgValue><ssdm name="ret_ln266"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %empty_56 = phi i13, void %bb2390.split, i13 %add_ln695_20, void %_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="13">
<![CDATA[
:1 %zext_ln882_4 = zext i13 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln882_4"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="13">
<![CDATA[
:2 %zext_ln882_5 = zext i13 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln882_5"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %icmp_ln882_5 = icmp_ult  i14 %zext_ln882_5, i14 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln882_5"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %add_ln695_20 = add i13 %empty_56, i13

]]></Node>
<StgValue><ssdm name="add_ln695_20"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln114 = br i1 %icmp_ln882_5, void %bb2391, void %.split

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln1619 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln1619"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln1619 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln1619"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:2 %icmp_ln882_6 = icmp_ult  i16 %zext_ln882_4, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln882_6"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3 %and_ln120 = and i1 %cmp_i_i289_i, i1 %icmp_ln882_6

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:4 %br_ln120 = br i1 %and_ln120, void %bb2387, void %bb2386

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
bb2387307:0 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
bb2386300:0 %br_ln121 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="3">
<![CDATA[
_ifconv:21 %tmp_3 = mux i13 @_ssdm_op_Mux.ap_auto.5i13.i3, i13 %row_ind_V_4, i13 %row_ind_V_0, i13 %row_ind_V_1, i13 %row_ind_V_2, i13 %row_ind_V_3_1, i3 %empty_55

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="13">
<![CDATA[
_ifconv:22 %trunc_ln324_7 = trunc i13 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln324_7"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:140 %tmp_14 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_56, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:141 %icmp_ln886 = icmp_eq  i12 %tmp_14, i12

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:142 %br_ln149 = br i1 %icmp_ln886, void, void %_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="13">
<![CDATA[
bb2387:0 %zext_ln538_3 = zext i13 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln538_3"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2387:1 %buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2387:2 %buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2387:3 %buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2387:4 %buf_3_V_addr_2 = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2387:5 %buf_4_V_addr_2 = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
bb2387:6 %switch_ln324 = switch i3 %trunc_ln324_2, void %branch24, i3, void %branch20, i3, void %branch21, i3, void %branch22, i3, void %branch23

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch23:0 %store_ln324 = store i8, i11 %buf_3_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln324 = br void %bb2387307

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch22:0 %store_ln324 = store i8, i11 %buf_2_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln324 = br void %bb2387307

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch21:0 %store_ln324 = store i8, i11 %buf_1_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln324 = br void %bb2387307

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch20:0 %store_ln324 = store i8, i11 %buf_0_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln324 = br void %bb2387307

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="!0"/>
<literal name="trunc_ln324_2" val="!1"/>
<literal name="trunc_ln324_2" val="!2"/>
<literal name="trunc_ln324_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch24:0 %store_ln324 = store i8, i11 %buf_4_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="trunc_ln324_2" val="!0"/>
<literal name="trunc_ln324_2" val="!1"/>
<literal name="trunc_ln324_2" val="!2"/>
<literal name="trunc_ln324_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln324 = br void %bb2387307

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb2386:0 %p_filter_in1_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %p_filter_in1

]]></Node>
<StgValue><ssdm name="p_filter_in1_read_1"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="13">
<![CDATA[
bb2386:1 %zext_ln538_2 = zext i13 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln538_2"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2386:2 %buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2386:3 %buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2386:4 %buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2386:5 %buf_3_V_addr_1 = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2386:6 %buf_4_V_addr_1 = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
bb2386:7 %switch_ln324 = switch i3 %trunc_ln324_2, void %branch19, i3, void %branch15, i3, void %branch16, i3, void %branch17, i3, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch18:0 %store_ln324 = store i8 %p_filter_in1_read_1, i11 %buf_3_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln324 = br void %bb2386300

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch17:0 %store_ln324 = store i8 %p_filter_in1_read_1, i11 %buf_2_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln324 = br void %bb2386300

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch16:0 %store_ln324 = store i8 %p_filter_in1_read_1, i11 %buf_1_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln324 = br void %bb2386300

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch15:0 %store_ln324 = store i8 %p_filter_in1_read_1, i11 %buf_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln324 = br void %bb2386300

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="!0"/>
<literal name="trunc_ln324_2" val="!1"/>
<literal name="trunc_ln324_2" val="!2"/>
<literal name="trunc_ln324_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch19:0 %store_ln324 = store i8 %p_filter_in1_read_1, i11 %buf_4_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="trunc_ln324_2" val="!0"/>
<literal name="trunc_ln324_2" val="!1"/>
<literal name="trunc_ln324_2" val="!2"/>
<literal name="trunc_ln324_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln324 = br void %bb2386300

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:20 %zext_ln130 = zext i13 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23 %buf_0_V_addr_4 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24 %buf_0_V_load_1 = load i11 %buf_0_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load_1"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25 %buf_1_V_addr_4 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:26 %buf_1_V_load_1 = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load_1"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27 %buf_2_V_addr_4 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_4"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:28 %buf_2_V_load_1 = load i11 %buf_2_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load_1"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29 %buf_3_V_addr_4 = getelementptr i8 %buf_3_V, i64, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_4"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:30 %buf_3_V_load_1 = load i11 %buf_3_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_3_V_load_1"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %buf_4_V_addr_4 = getelementptr i8 %buf_4_V, i64, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_4"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:32 %buf_4_V_load_1 = load i11 %buf_4_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_4_V_load_1"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:15 %cmp_i_i_i = icmp_eq  i13 %empty_56, i13

]]></Node>
<StgValue><ssdm name="cmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0 %p_Result_load = load i8 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_load"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1 %src_buf_V_0_0_load = load i8 %src_buf_V_0_0

]]></Node>
<StgValue><ssdm name="src_buf_V_0_0_load"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2 %src_buf_V_0_1_load = load i8 %src_buf_V_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_0_1_load"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:3 %src_buf_V_0_2_load = load i8 %src_buf_V_0_2

]]></Node>
<StgValue><ssdm name="src_buf_V_0_2_load"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4 %src_buf_V_1_0_load = load i8 %src_buf_V_1_0

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0_load"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5 %src_buf_V_1_0_1_load = load i8 %src_buf_V_1_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0_1_load"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:6 %src_buf_V_1_1_load = load i8 %src_buf_V_1_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1_load"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:7 %src_buf_V_1_2_load = load i8 %src_buf_V_1_2

]]></Node>
<StgValue><ssdm name="src_buf_V_1_2_load"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:8 %src_buf_V_2_0_load = load i8 %src_buf_V_2_0

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_load"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:9 %src_buf_V_2_0_1_load = load i8 %src_buf_V_2_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_1_load"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:10 %src_buf_V_2_1_load = load i8 %src_buf_V_2_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1_load"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:11 %src_buf_V_2_2_load = load i8 %src_buf_V_2_2

]]></Node>
<StgValue><ssdm name="src_buf_V_2_2_load"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:12 %src_buf_V_3_0_load = load i8 %src_buf_V_3_0

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_load"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:13 %src_buf_V_3_0_1_load = load i8 %src_buf_V_3_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_1_load"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:14 %src_buf_V_3_1_load = load i8 %src_buf_V_3_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_1_load"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:15 %src_buf_V_3_2_load = load i8 %src_buf_V_3_2

]]></Node>
<StgValue><ssdm name="src_buf_V_3_2_load"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:16 %p_Result_1_load = load i8 %p_Result_1

]]></Node>
<StgValue><ssdm name="p_Result_1_load"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:17 %src_buf_V_4_0_load = load i8 %src_buf_V_4_0

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_load"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:18 %src_buf_V_4_1_load = load i8 %src_buf_V_4_1

]]></Node>
<StgValue><ssdm name="src_buf_V_4_1_load"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:19 %src_buf_V_4_2_load = load i8 %src_buf_V_4_2

]]></Node>
<StgValue><ssdm name="src_buf_V_4_2_load"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24 %buf_0_V_load_1 = load i11 %buf_0_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load_1"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:26 %buf_1_V_load_1 = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load_1"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:28 %buf_2_V_load_1 = load i11 %buf_2_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load_1"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:30 %buf_3_V_load_1 = load i11 %buf_3_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_3_V_load_1"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:32 %buf_4_V_load_1 = load i11 %buf_4_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_4_V_load_1"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2101" val="1"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:33 %tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2101" val="0"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:34 %tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:35 %src_buf_V_0_4 = select i1 %spec_select2101, i8 %tmp_4, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="src_buf_V_0_4"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2117" val="1"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:36 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2117" val="0"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:37 %tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:38 %src_buf_V_1_4 = select i1 %spec_select2117, i8 %tmp_6, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="src_buf_V_1_4"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2133" val="1"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:39 %tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2133" val="0"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:40 %tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:41 %src_buf_V_2_4 = select i1 %spec_select2133, i8 %tmp_8, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="src_buf_V_2_4"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2149" val="1"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:42 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2149" val="0"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:43 %tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:44 %src_buf_V_3_4 = select i1 %spec_select2149, i8 %tmp_s, i8 %tmp_10

]]></Node>
<StgValue><ssdm name="src_buf_V_3_4"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2165" val="1"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:45 %tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spec_select2165" val="0"/>
<literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:46 %tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i8 %buf_3_V_load_1, i8 %buf_4_V_load_1, i3 %trunc_ln324_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:47 %empty_57 = select i1 %spec_select2165, i8 %tmp_11, i8 %tmp_12

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:48 %src_buf_V_3_4_3 = select i1 %icmp_ln882_6, i8 %src_buf_V_3_4, i8 %src_buf_V_3_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_3_4_3"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:49 %src_buf_V_2_4_3 = select i1 %icmp_ln882_6, i8 %src_buf_V_2_4, i8 %src_buf_V_2_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_2_4_3"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:50 %src_buf_V_1_4_3 = select i1 %icmp_ln882_6, i8 %src_buf_V_1_4, i8 %src_buf_V_1_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_1_4_3"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:51 %src_buf_V_0_4_3 = select i1 %icmp_ln882_6, i8 %src_buf_V_0_4, i8 %src_buf_V_0_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_0_4_3"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:52 %src_buf_V_4_4 = select i1 %icmp_ln882_6, i8 %empty_57, i8 %src_buf_V_4_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_4_4"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:53 %zext_ln357 = zext i8 %p_Result_load

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:54 %zext_ln357_1 = zext i8 %src_buf_V_0_4_3

]]></Node>
<StgValue><ssdm name="zext_ln357_1"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:55 %zext_ln674 = zext i8 %p_Result_1_load

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:56 %zext_ln674_1 = zext i8 %src_buf_V_4_4

]]></Node>
<StgValue><ssdm name="zext_ln674_1"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:57 %zext_ln1501 = zext i8 %src_buf_V_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln1501"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:58 %zext_ln1501_1 = zext i8 %src_buf_V_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1501_1"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:59 %zext_ln1501_2 = zext i8 %src_buf_V_2_4_3

]]></Node>
<StgValue><ssdm name="zext_ln1501_2"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:60 %add_ln1501 = add i9 %zext_ln1501, i9 %zext_ln1501_1

]]></Node>
<StgValue><ssdm name="add_ln1501"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:61 %zext_ln1501_3 = zext i9 %add_ln1501

]]></Node>
<StgValue><ssdm name="zext_ln1501_3"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:62 %zext_ln695_1 = zext i8 %src_buf_V_4_1_load

]]></Node>
<StgValue><ssdm name="zext_ln695_1"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:63 %add_ln695_6 = add i9 %zext_ln695_1, i9 %zext_ln1501_2

]]></Node>
<StgValue><ssdm name="add_ln695_6"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:64 %zext_ln695_3 = zext i9 %add_ln695_6

]]></Node>
<StgValue><ssdm name="zext_ln695_3"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:65 %add_ln695_3 = add i10 %zext_ln1501_3, i10 %zext_ln695_3

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:66 %zext_ln695 = zext i10 %add_ln695_3

]]></Node>
<StgValue><ssdm name="zext_ln695"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ifconv:67 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln695_3, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:68 %zext_ln1501_4 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1501_4"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:69 %zext_ln1501_5 = zext i8 %src_buf_V_1_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1501_5"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:70 %zext_ln1501_6 = zext i8 %src_buf_V_2_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1501_6"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:71 %add_ln1501_1 = add i9 %zext_ln1501_6, i9 %zext_ln1501_5

]]></Node>
<StgValue><ssdm name="add_ln1501_1"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:72 %zext_ln1501_7 = zext i9 %add_ln1501_1

]]></Node>
<StgValue><ssdm name="zext_ln1501_7"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:73 %zext_ln1501_8 = zext i8 %src_buf_V_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln1501_8"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:74 %zext_ln695_5 = zext i8 %src_buf_V_3_1_load

]]></Node>
<StgValue><ssdm name="zext_ln695_5"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:75 %add_ln695_8 = add i9 %zext_ln695_5, i9 %zext_ln1501_8

]]></Node>
<StgValue><ssdm name="add_ln695_8"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:76 %zext_ln695_7 = zext i9 %add_ln695_8

]]></Node>
<StgValue><ssdm name="zext_ln695_7"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:77 %add_ln695_4 = add i10 %zext_ln1501_7, i10 %zext_ln695_7

]]></Node>
<StgValue><ssdm name="add_ln695_4"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:82 %src_buf_V_0_3_load_cast = zext i8 %src_buf_V_0_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_0_3_load_cast"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:83 %zext_ln695_2 = zext i8 %src_buf_V_0_0_load

]]></Node>
<StgValue><ssdm name="zext_ln695_2"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:84 %zext_ln695_8 = zext i8 %src_buf_V_1_0_load

]]></Node>
<StgValue><ssdm name="zext_ln695_8"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:85 %add_ln695_5 = add i9 %src_buf_V_0_3_load_cast, i9 %zext_ln695_2

]]></Node>
<StgValue><ssdm name="add_ln695_5"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:86 %zext_ln695_4 = zext i9 %add_ln695_5

]]></Node>
<StgValue><ssdm name="zext_ln695_4"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:87 %zext_ln695_9 = zext i8 %src_buf_V_1_4_3

]]></Node>
<StgValue><ssdm name="zext_ln695_9"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:88 %zext_ln695_6 = zext i8 %src_buf_V_4_0_load

]]></Node>
<StgValue><ssdm name="zext_ln695_6"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:89 %add_ln695_9 = add i9 %zext_ln695_9, i9 %zext_ln695_8

]]></Node>
<StgValue><ssdm name="add_ln695_9"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:90 %zext_ln695_10 = zext i9 %add_ln695_9

]]></Node>
<StgValue><ssdm name="zext_ln695_10"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:91 %add_ln695_7 = add i10 %zext_ln695_4, i10 %zext_ln695_10

]]></Node>
<StgValue><ssdm name="add_ln695_7"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:92 %add_ln695_7_cast = zext i10 %add_ln695_7

]]></Node>
<StgValue><ssdm name="add_ln695_7_cast"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="8">
<![CDATA[
_ifconv:93 %zext_ln695_11 = zext i8 %src_buf_V_4_2_load

]]></Node>
<StgValue><ssdm name="zext_ln695_11"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:94 %zext_ln695_15 = zext i8 %src_buf_V_3_0_load

]]></Node>
<StgValue><ssdm name="zext_ln695_15"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:95 %zext_ln695_16 = zext i8 %src_buf_V_3_4_3

]]></Node>
<StgValue><ssdm name="zext_ln695_16"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:96 %add_ln695_13 = add i11 %zext_ln695_6, i11 %add_ln695_7_cast

]]></Node>
<StgValue><ssdm name="add_ln695_13"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:97 %add_ln695_18 = add i9 %zext_ln695_16, i9 %zext_ln695_15

]]></Node>
<StgValue><ssdm name="add_ln695_18"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:98 %zext_ln695_23 = zext i9 %add_ln695_18

]]></Node>
<StgValue><ssdm name="zext_ln695_23"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:99 %add_ln695_19 = add i10 %zext_ln695_11, i10 %zext_ln695_23

]]></Node>
<StgValue><ssdm name="add_ln695_19"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:100 %zext_ln695_24 = zext i10 %add_ln695_19

]]></Node>
<StgValue><ssdm name="zext_ln695_24"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:101 %add_ln695_10 = add i11 %add_ln695_13, i11 %zext_ln695_24

]]></Node>
<StgValue><ssdm name="add_ln695_10"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:103 %src_buf_V_2_2_1_cast = zext i8 %src_buf_V_2_1_load

]]></Node>
<StgValue><ssdm name="src_buf_V_2_2_1_cast"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:104 %tmp29 = add i11 %src_buf_V_2_2_1_cast, i11 %zext_ln695

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:109 %zext_ln695_12 = zext i8 %src_buf_V_1_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln695_12"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:110 %zext_ln695_13 = zext i8 %src_buf_V_1_2_load

]]></Node>
<StgValue><ssdm name="zext_ln695_13"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:111 %add_ln695_11 = add i9 %zext_ln695_13, i9 %zext_ln695_12

]]></Node>
<StgValue><ssdm name="add_ln695_11"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:112 %zext_ln695_14 = zext i9 %add_ln695_11

]]></Node>
<StgValue><ssdm name="zext_ln695_14"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:113 %zext_ln695_26 = zext i8 %src_buf_V_3_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln695_26"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:114 %src_buf_V_3_3_1_cast = zext i8 %src_buf_V_3_2_load

]]></Node>
<StgValue><ssdm name="src_buf_V_3_3_1_cast"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:115 %tmp30 = add i9 %src_buf_V_3_3_1_cast, i9 %zext_ln695_26

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:116 %tmp30_cast = zext i9 %tmp30

]]></Node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:117 %empty_58 = add i10 %zext_ln695_14, i10 %tmp30_cast

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:123 %add_ln695_12 = add i9 %zext_ln357, i9 %zext_ln357_1

]]></Node>
<StgValue><ssdm name="add_ln695_12"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:124 %zext_ln695_18 = zext i9 %add_ln695_12

]]></Node>
<StgValue><ssdm name="zext_ln695_18"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:125 %add_ln695_21 = add i9 %zext_ln674_1, i9 %zext_ln674

]]></Node>
<StgValue><ssdm name="add_ln695_21"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:126 %zext_ln695_27 = zext i9 %add_ln695_21

]]></Node>
<StgValue><ssdm name="zext_ln695_27"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:127 %add_ln695_14 = add i10 %zext_ln695_18, i10 %zext_ln695_27

]]></Node>
<StgValue><ssdm name="add_ln695_14"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:128 %zext_ln695_19 = zext i10 %add_ln695_14

]]></Node>
<StgValue><ssdm name="zext_ln695_19"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:129 %add_ln695_15 = add i12 %zext_ln695_19, i12 %zext_ln1501_4

]]></Node>
<StgValue><ssdm name="add_ln695_15"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:0 %src_buf_V_0_0_load_1 = load i8 %src_buf_V_0_0

]]></Node>
<StgValue><ssdm name="src_buf_V_0_0_load_1"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:1 %src_buf_V_0_1_load_1 = load i8 %src_buf_V_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_0_1_load_1"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:2 %src_buf_V_0_2_load_1 = load i8 %src_buf_V_0_2

]]></Node>
<StgValue><ssdm name="src_buf_V_0_2_load_1"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:3 %src_buf_V_1_0_1_load_1 = load i8 %src_buf_V_1_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0_1_load_1"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:4 %src_buf_V_1_1_load_1 = load i8 %src_buf_V_1_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1_load_1"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:5 %src_buf_V_1_2_load_1 = load i8 %src_buf_V_1_2

]]></Node>
<StgValue><ssdm name="src_buf_V_1_2_load_1"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:6 %src_buf_V_2_0_1_load_1 = load i8 %src_buf_V_2_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_1_load_1"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:7 %src_buf_V_2_1_load_1 = load i8 %src_buf_V_2_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1_load_1"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:8 %src_buf_V_2_2_load_1 = load i8 %src_buf_V_2_2

]]></Node>
<StgValue><ssdm name="src_buf_V_2_2_load_1"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:9 %src_buf_V_3_0_1_load_1 = load i8 %src_buf_V_3_0_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_1_load_1"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:10 %src_buf_V_3_1_load_1 = load i8 %src_buf_V_3_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_1_load_1"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:11 %src_buf_V_3_2_load_1 = load i8 %src_buf_V_3_2

]]></Node>
<StgValue><ssdm name="src_buf_V_3_2_load_1"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:12 %src_buf_V_4_0_load_1 = load i8 %src_buf_V_4_0

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_load_1"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:13 %src_buf_V_4_1_load_1 = load i8 %src_buf_V_4_1

]]></Node>
<StgValue><ssdm name="src_buf_V_4_1_load_1"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:14 %src_buf_V_4_2_load_1 = load i8 %src_buf_V_4_2

]]></Node>
<StgValue><ssdm name="src_buf_V_4_2_load_1"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:16 %src_buf_V_3_4_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_3_4_3, i8 %src_buf_V_3_2_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_4_2"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:17 %src_buf_V_3_1_1 = select i1 %cmp_i_i_i, i8 %src_buf_V_3_4_3, i8 %src_buf_V_3_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_1_1"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:18 %src_buf_V_3_0_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_3_4_3, i8 %src_buf_V_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_2"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:19 %src_buf_V_2_4_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_2_4_3, i8 %src_buf_V_2_2_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_4_2"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:20 %src_buf_V_2_1_1 = select i1 %cmp_i_i_i, i8 %src_buf_V_2_4_3, i8 %src_buf_V_2_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1_1"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:21 %src_buf_V_2_0_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_2_4_3, i8 %src_buf_V_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_2"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:22 %src_buf_V_1_4_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_1_4_3, i8 %src_buf_V_1_2_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_4_2"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:23 %src_buf_V_1_1_1 = select i1 %cmp_i_i_i, i8 %src_buf_V_1_4_3, i8 %src_buf_V_1_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1_1"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:24 %src_buf_V_1_0_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_1_4_3, i8 %src_buf_V_1_0_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0_2"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:25 %src_buf_V_0_4_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_0_4_3, i8 %src_buf_V_0_2_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_0_4_2"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:26 %src_buf_V_0_1_1 = select i1 %cmp_i_i_i, i8 %src_buf_V_0_4_3, i8 %src_buf_V_0_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_0_1_1"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:27 %src_buf_V_0_0_1 = select i1 %cmp_i_i_i, i8 %src_buf_V_0_4_3, i8 %src_buf_V_0_0_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_0_0_1"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:28 %src_buf_V_4_0_1 = select i1 %cmp_i_i_i, i8 %src_buf_V_4_4, i8 %src_buf_V_4_0_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_1"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:29 %src_buf_V_4_0_2 = select i1 %cmp_i_i_i, i8 %src_buf_V_4_4, i8 %src_buf_V_4_1_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_2"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:30 %src_buf_V_4_0_3 = select i1 %cmp_i_i_i, i8 %src_buf_V_4_4, i8 %src_buf_V_4_2_load_1

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_3"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:31 %store_ln882 = store i8 %src_buf_V_4_4, i8 %src_buf_V_4_2, i8 %src_buf_V_4_2_load_1, i8 %src_buf_V_4_2_load

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:32 %store_ln695 = store i8 %src_buf_V_4_0_3, i8 %src_buf_V_4_1, i8 %src_buf_V_4_1_load_1, i8 %src_buf_V_4_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:33 %store_ln695 = store i8 %src_buf_V_4_0_2, i8 %src_buf_V_4_0, i8 %src_buf_V_4_0_load_1, i8 %src_buf_V_4_0_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:34 %store_ln695 = store i8 %src_buf_V_4_0_1, i8 %p_Result_1, i8 %p_Result_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:35 %store_ln882 = store i8 %src_buf_V_3_4_3, i8 %src_buf_V_3_2, i8 %src_buf_V_3_2_load_1, i8 %src_buf_V_3_2_load

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:36 %store_ln695 = store i8 %src_buf_V_3_4_2, i8 %src_buf_V_3_1, i8 %src_buf_V_3_1_load_1, i8 %src_buf_V_3_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:37 %store_ln695 = store i8 %src_buf_V_3_1_1, i8 %src_buf_V_3_0_1, i8 %src_buf_V_3_0_1_load_1, i8 %src_buf_V_3_0_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:38 %store_ln695 = store i8 %src_buf_V_3_0_2, i8 %src_buf_V_3_0, i8 %src_buf_V_3_0_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:39 %store_ln882 = store i8 %src_buf_V_2_4_3, i8 %src_buf_V_2_2, i8 %src_buf_V_2_2_load_1, i8 %src_buf_V_2_2_load

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:40 %store_ln695 = store i8 %src_buf_V_2_4_2, i8 %src_buf_V_2_1, i8 %src_buf_V_2_1_load_1, i8 %src_buf_V_2_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:41 %store_ln695 = store i8 %src_buf_V_2_1_1, i8 %src_buf_V_2_0_1, i8 %src_buf_V_2_0_1_load_1, i8 %src_buf_V_2_0_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:42 %store_ln695 = store i8 %src_buf_V_2_0_2, i8 %src_buf_V_2_0, i8 %src_buf_V_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:43 %store_ln882 = store i8 %src_buf_V_1_4_3, i8 %src_buf_V_1_2, i8 %src_buf_V_1_2_load_1, i8 %src_buf_V_1_2_load

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:44 %store_ln695 = store i8 %src_buf_V_1_4_2, i8 %src_buf_V_1_1, i8 %src_buf_V_1_1_load_1, i8 %src_buf_V_1_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:45 %store_ln695 = store i8 %src_buf_V_1_1_1, i8 %src_buf_V_1_0_1, i8 %src_buf_V_1_0_1_load_1, i8 %src_buf_V_1_0_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:46 %store_ln695 = store i8 %src_buf_V_1_0_2, i8 %src_buf_V_1_0, i8 %src_buf_V_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:47 %store_ln882 = store i8 %src_buf_V_0_4_3, i8 %src_buf_V_0_2, i8 %src_buf_V_0_2_load_1, i8 %src_buf_V_0_2_load

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:48 %store_ln695 = store i8 %src_buf_V_0_4_2, i8 %src_buf_V_0_1, i8 %src_buf_V_0_1_load_1, i8 %src_buf_V_0_1_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:49 %store_ln695 = store i8 %src_buf_V_0_1_1, i8 %src_buf_V_0_0, i8 %src_buf_V_0_0_load_1, i8 %src_buf_V_0_0_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:50 %store_ln695 = store i8 %src_buf_V_0_0_1, i8 %p_Result_s, i8 %p_Result_load

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv:51 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ifconv:78 %shl_ln695_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln695_4, i3

]]></Node>
<StgValue><ssdm name="shl_ln695_1"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:79 %zext_ln674_2 = zext i13 %shl_ln695_1

]]></Node>
<StgValue><ssdm name="zext_ln674_2"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ifconv:80 %shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %src_buf_V_2_1_load, i5

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="13">
<![CDATA[
_ifconv:81 %shl_ln785_cast = zext i13 %shl_ln1

]]></Node>
<StgValue><ssdm name="shl_ln785_cast"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:102 %add_ln695_11_cast = zext i11 %add_ln695_10

]]></Node>
<StgValue><ssdm name="add_ln695_11_cast"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:105 %tmp29_cast = zext i11 %tmp29

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:106 %tmp24 = add i12 %add_ln695_11_cast, i12 %tmp29_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ifconv:107 %tmp3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %tmp24, i2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="14">
<![CDATA[
_ifconv:108 %zext_ln695_25 = zext i14 %tmp3

]]></Node>
<StgValue><ssdm name="zext_ln695_25"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:118 %p_cast16 = zext i10 %empty_58

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:119 %p_cast17 = zext i10 %add_ln695_4

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:120 %tmp42 = add i11 %p_cast16, i11 %p_cast17

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ifconv:121 %tmp5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp42, i4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:122 %zext_ln695_17 = zext i15 %tmp5

]]></Node>
<StgValue><ssdm name="zext_ln695_17"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="12">
<![CDATA[
_ifconv:130 %zext_ln695_20 = zext i12 %add_ln695_15

]]></Node>
<StgValue><ssdm name="zext_ln695_20"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:131 %add_ln695_16 = add i14 %zext_ln695_20, i14 %zext_ln674_2

]]></Node>
<StgValue><ssdm name="add_ln695_16"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="15" op_0_bw="14">
<![CDATA[
_ifconv:132 %zext_ln695_21 = zext i14 %add_ln695_16

]]></Node>
<StgValue><ssdm name="zext_ln695_21"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:133 %add_ln695_17 = add i15 %shl_ln785_cast, i15 %zext_ln695_21

]]></Node>
<StgValue><ssdm name="add_ln695_17"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:134 %zext_ln695_22 = zext i15 %add_ln695_17

]]></Node>
<StgValue><ssdm name="zext_ln695_22"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:135 %add_ln1350_1 = add i16 %zext_ln695_17, i16 %zext_ln695_22

]]></Node>
<StgValue><ssdm name="add_ln1350_1"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:136 %add_ln1350_2 = add i15, i15 %zext_ln695_25

]]></Node>
<StgValue><ssdm name="add_ln1350_2"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:137 %zext_ln1350 = zext i15 %add_ln1350_2

]]></Node>
<StgValue><ssdm name="zext_ln1350"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:138 %add_ln1350 = add i16 %add_ln1350_1, i16 %zext_ln1350

]]></Node>
<StgValue><ssdm name="add_ln1350"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:139 %p_Repl2_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1350, i32, i32

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %p_filter_out2, i8 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln151 = br void %_ZlsILi32ELb0EEN11ap_int_baseIXT_ELb0EE5RTypeIXL3$_032EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit77.i.i._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="442" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb2391:0 %add_ln695_2 = add i13 %empty_54, i13

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
bb2391:1 %br_ln0 = br void %bb2390

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
