$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module top $end
  $var wire 1 * clk $end
  $scope module t $end
   $var wire 1 * clk $end
   $var wire 32 + cyc [31:0] $end
   $var wire 3 # cmd_ready [2:0] $end
   $var wire 1 $ cmd_ready_unpack[0] $end
   $var wire 1 % cmd_ready_unpack[1] $end
   $var wire 1 & cmd_ready_unpack[2] $end
   $var wire 1 ' cmd_ready_o[0] $end
   $var wire 1 ( cmd_ready_o[1] $end
   $var wire 1 ) cmd_ready_o[2] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b101 #
1$
0%
1&
1'
0(
1)
0*
b00000000000000000000000000000000 +
#10
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000001 +
#15
b101 #
1$
0%
1'
0(
0*
#20
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000010 +
#25
b101 #
1$
0%
1'
0(
0*
#30
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000011 +
#35
b101 #
1$
0%
1'
0(
0*
#40
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000100 +
#45
b101 #
1$
0%
1'
0(
0*
#50
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000101 +
#55
b101 #
1$
0%
1'
0(
0*
#60
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000110 +
