
0030_HAL_CANBUS_NEW2_BOARD1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000148c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001614  08001614  00011614  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001624  08001624  00011624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001628  08001628  00011628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  0800162c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
  7 .bss          000000a8  20000008  20000008  00020008  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000b0  200000b0  00020008  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000aadd  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000019ee  00000000  00000000  0002ab15  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000018a1  00000000  00000000  0002c503  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000003e0  00000000  00000000  0002dda8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000005a0  00000000  00000000  0002e188  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000290e  00000000  00000000  0002e728  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00001e16  00000000  00000000  00031036  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00032e4c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00000910  00000000  00000000  00032ec8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080015fc 	.word	0x080015fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	080015fc 	.word	0x080015fc

080001c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001c8:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80001ca:	4b08      	ldr	r3, [pc, #32]	; (80001ec <HAL_InitTick+0x24>)
{
 80001cc:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80001ce:	6818      	ldr	r0, [r3, #0]
 80001d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80001d8:	f000 fc44 	bl	8000a64 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001dc:	2200      	movs	r2, #0
 80001de:	4621      	mov	r1, r4
 80001e0:	f04f 30ff 	mov.w	r0, #4294967295
 80001e4:	f000 fbfe 	bl	80009e4 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80001e8:	2000      	movs	r0, #0
 80001ea:	bd10      	pop	{r4, pc}
 80001ec:	20000004 	.word	0x20000004

080001f0 <HAL_Init>:
{
 80001f0:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80001f2:	4b0b      	ldr	r3, [pc, #44]	; (8000220 <HAL_Init+0x30>)
 80001f4:	681a      	ldr	r2, [r3, #0]
 80001f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80001fa:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80001fc:	681a      	ldr	r2, [r3, #0]
 80001fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000202:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000204:	681a      	ldr	r2, [r3, #0]
 8000206:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800020a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800020c:	2003      	movs	r0, #3
 800020e:	f000 fbd7 	bl	80009c0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000212:	2000      	movs	r0, #0
 8000214:	f7ff ffd8 	bl	80001c8 <HAL_InitTick>
  HAL_MspInit();
 8000218:	f001 f90a 	bl	8001430 <HAL_MspInit>
}
 800021c:	2000      	movs	r0, #0
 800021e:	bd08      	pop	{r3, pc}
 8000220:	40023c00 	.word	0x40023c00

08000224 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000224:	4a02      	ldr	r2, [pc, #8]	; (8000230 <HAL_IncTick+0xc>)
 8000226:	6813      	ldr	r3, [r2, #0]
 8000228:	3301      	adds	r3, #1
 800022a:	6013      	str	r3, [r2, #0]
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	20000064 	.word	0x20000064

08000234 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000234:	4b01      	ldr	r3, [pc, #4]	; (800023c <HAL_GetTick+0x8>)
 8000236:	6818      	ldr	r0, [r3, #0]
}
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	20000064 	.word	0x20000064

08000240 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000240:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000242:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000244:	f7ff fff6 	bl	8000234 <HAL_GetTick>
  uint32_t wait = Delay;
 8000248:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800024a:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800024c:	4605      	mov	r5, r0
  {
     wait++;
 800024e:	bf18      	it	ne
 8000250:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000252:	f7ff ffef 	bl	8000234 <HAL_GetTick>
 8000256:	1b40      	subs	r0, r0, r5
 8000258:	42a0      	cmp	r0, r4
 800025a:	d3fa      	bcc.n	8000252 <HAL_Delay+0x12>
  {
  }
}
 800025c:	b003      	add	sp, #12
 800025e:	bd30      	pop	{r4, r5, pc}

08000260 <HAL_CAN_ConfigFilter>:
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));
  
  filternbrbitpos = 1U << sFilterConfig->FilterNumber;
 8000260:	694a      	ldr	r2, [r1, #20]
 8000262:	2301      	movs	r3, #1
{
 8000264:	b530      	push	{r4, r5, lr}
  filternbrbitpos = 1U << sFilterConfig->FilterNumber;
 8000266:	fa03 f502 	lsl.w	r5, r3, r2
#else
  can_ip = CAN1;
#endif
  
  /* Initialisation mode for the filter */
  can_ip->FMR |= (uint32_t)CAN_FMR_FINIT;
 800026a:	4b3c      	ldr	r3, [pc, #240]	; (800035c <HAL_CAN_ConfigFilter+0xfc>)
 800026c:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8000270:	f040 0001 	orr.w	r0, r0, #1
 8000274:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200

#if defined (CAN2)  
  /* Select the start slave bank */
  can_ip->FMR &= ~((uint32_t)CAN_FMR_CAN2SB);
 8000278:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 800027c:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8000280:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
  can_ip->FMR |= (uint32_t)(sFilterConfig->BankNumber << 8U);
 8000284:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8000288:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800028a:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 800028e:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
#endif
     
  /* Filter Deactivation */
  can_ip->FA1R &= ~(uint32_t)filternbrbitpos;
 8000292:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
 8000296:	43ec      	mvns	r4, r5
 8000298:	4020      	ands	r0, r4
 800029a:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800029e:	69c8      	ldr	r0, [r1, #28]
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d136      	bne.n	8000312 <HAL_CAN_ConfigFilter+0xb2>
  {
    /* 16-bit scale for the filter */
    can_ip->FS1R &= ~(uint32_t)filternbrbitpos;
 80002a4:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 80002a8:	4020      	ands	r0, r4
 80002aa:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
 80002ae:	00d2      	lsls	r2, r2, #3

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80002b0:	68c8      	ldr	r0, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80002b2:	888b      	ldrh	r3, [r1, #4]
 80002b4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80002b8:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80002bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80002c0:	f8c2 3240 	str.w	r3, [r2, #576]	; 0x240

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80002c4:	6888      	ldr	r0, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80002c6:	880b      	ldrh	r3, [r1, #0]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80002c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80002cc:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80002d0:	698b      	ldr	r3, [r1, #24]
 80002d2:	4822      	ldr	r0, [pc, #136]	; (800035c <HAL_CAN_ConfigFilter+0xfc>)
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d135      	bne.n	8000344 <HAL_CAN_ConfigFilter+0xe4>
  {
    /*Id/Mask mode for the filter*/
    can_ip->FM1R &= ~(uint32_t)filternbrbitpos;
 80002d8:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 80002dc:	4023      	ands	r3, r4
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    can_ip->FM1R |= (uint32_t)filternbrbitpos;
 80002de:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80002e2:	690b      	ldr	r3, [r1, #16]
 80002e4:	4a1d      	ldr	r2, [pc, #116]	; (800035c <HAL_CAN_ConfigFilter+0xfc>)
 80002e6:	bb8b      	cbnz	r3, 800034c <HAL_CAN_ConfigFilter+0xec>
  {
    /* FIFO 0 assignation for the filter */
    can_ip->FFA1R &= ~(uint32_t)filternbrbitpos;
 80002e8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80002ec:	401c      	ands	r4, r3
 80002ee:	f8c0 4214 	str.w	r4, [r0, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    can_ip->FFA1R |= (uint32_t)filternbrbitpos;
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80002f2:	6a0b      	ldr	r3, [r1, #32]
 80002f4:	2b01      	cmp	r3, #1
  {
    can_ip->FA1R |= filternbrbitpos;
 80002f6:	bf02      	ittt	eq
 80002f8:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 80002fc:	432b      	orreq	r3, r5
 80002fe:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  can_ip->FMR &= ~((uint32_t)CAN_FMR_FINIT);
 8000302:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000306:	f023 0301 	bic.w	r3, r3, #1
 800030a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  
  /* Return function status */
  return HAL_OK;
}
 800030e:	2000      	movs	r0, #0
 8000310:	bd30      	pop	{r4, r5, pc}
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000312:	2801      	cmp	r0, #1
 8000314:	d1dc      	bne.n	80002d0 <HAL_CAN_ConfigFilter+0x70>
    can_ip->FS1R |= filternbrbitpos;
 8000316:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 800031a:	4328      	orrs	r0, r5
 800031c:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000320:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000322:	8888      	ldrh	r0, [r1, #4]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000324:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000328:	00d3      	lsls	r3, r2, #3
 800032a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800032e:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000332:	898a      	ldrh	r2, [r1, #12]
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8000334:	f8c3 0240 	str.w	r0, [r3, #576]	; 0x240
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000338:	6888      	ldr	r0, [r1, #8]
 800033a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 800033e:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 8000342:	e7c5      	b.n	80002d0 <HAL_CAN_ConfigFilter+0x70>
    can_ip->FM1R |= (uint32_t)filternbrbitpos;
 8000344:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8000348:	432b      	orrs	r3, r5
 800034a:	e7c8      	b.n	80002de <HAL_CAN_ConfigFilter+0x7e>
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO1)
 800034c:	2b01      	cmp	r3, #1
    can_ip->FFA1R |= (uint32_t)filternbrbitpos;
 800034e:	bf02      	ittt	eq
 8000350:	f8d2 3214 	ldreq.w	r3, [r2, #532]	; 0x214
 8000354:	432b      	orreq	r3, r5
 8000356:	f8c2 3214 	streq.w	r3, [r2, #532]	; 0x214
 800035a:	e7ca      	b.n	80002f2 <HAL_CAN_ConfigFilter+0x92>
 800035c:	40006400 	.word	0x40006400

08000360 <HAL_CAN_Init>:
{
 8000360:	b570      	push	{r4, r5, r6, lr}
  if(hcan == NULL)
 8000362:	4604      	mov	r4, r0
 8000364:	2800      	cmp	r0, #0
 8000366:	d072      	beq.n	800044e <HAL_CAN_Init+0xee>
  if(hcan->State == HAL_CAN_STATE_RESET)
 8000368:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800036c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000370:	b91b      	cbnz	r3, 800037a <HAL_CAN_Init+0x1a>
    hcan->Lock = HAL_UNLOCKED;
 8000372:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    HAL_CAN_MspInit(hcan);
 8000376:	f001 f877 	bl	8001468 <HAL_CAN_MspInit>
  hcan->State = HAL_CAN_STATE_BUSY;
 800037a:	2302      	movs	r3, #2
 800037c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  hcan->Instance->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8000380:	6823      	ldr	r3, [r4, #0]
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	f022 0202 	bic.w	r2, r2, #2
 8000388:	601a      	str	r2, [r3, #0]
  hcan->Instance->MCR |= CAN_MCR_INRQ ;
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	f042 0201 	orr.w	r2, r2, #1
 8000390:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000392:	f7ff ff4f 	bl	8000234 <HAL_GetTick>
 8000396:	4606      	mov	r6, r0
  while((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000398:	6823      	ldr	r3, [r4, #0]
 800039a:	685d      	ldr	r5, [r3, #4]
 800039c:	f015 0501 	ands.w	r5, r5, #1
 80003a0:	d057      	beq.n	8000452 <HAL_CAN_Init+0xf2>
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 80003a2:	685a      	ldr	r2, [r3, #4]
 80003a4:	07d1      	lsls	r1, r2, #31
 80003a6:	d54f      	bpl.n	8000448 <HAL_CAN_Init+0xe8>
    if (hcan->Init.TTCM == ENABLE)
 80003a8:	69a2      	ldr	r2, [r4, #24]
 80003aa:	2a01      	cmp	r2, #1
      hcan->Instance->MCR |= CAN_MCR_TTCM;
 80003ac:	681a      	ldr	r2, [r3, #0]
 80003ae:	bf0c      	ite	eq
 80003b0:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 80003b4:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80003b8:	601a      	str	r2, [r3, #0]
    if (hcan->Init.ABOM == ENABLE)
 80003ba:	69e2      	ldr	r2, [r4, #28]
 80003bc:	2a01      	cmp	r2, #1
      hcan->Instance->MCR |= CAN_MCR_ABOM;
 80003be:	681a      	ldr	r2, [r3, #0]
 80003c0:	bf0c      	ite	eq
 80003c2:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80003c6:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80003ca:	601a      	str	r2, [r3, #0]
    if (hcan->Init.AWUM == ENABLE)
 80003cc:	6a22      	ldr	r2, [r4, #32]
 80003ce:	2a01      	cmp	r2, #1
      hcan->Instance->MCR |= CAN_MCR_AWUM;
 80003d0:	681a      	ldr	r2, [r3, #0]
 80003d2:	bf0c      	ite	eq
 80003d4:	f042 0220 	orreq.w	r2, r2, #32
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80003d8:	f022 0220 	bicne.w	r2, r2, #32
 80003dc:	601a      	str	r2, [r3, #0]
    if (hcan->Init.NART == ENABLE)
 80003de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80003e0:	2a01      	cmp	r2, #1
      hcan->Instance->MCR |= CAN_MCR_NART;
 80003e2:	681a      	ldr	r2, [r3, #0]
 80003e4:	bf0c      	ite	eq
 80003e6:	f042 0210 	orreq.w	r2, r2, #16
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_NART;
 80003ea:	f022 0210 	bicne.w	r2, r2, #16
 80003ee:	601a      	str	r2, [r3, #0]
    if (hcan->Init.RFLM == ENABLE)
 80003f0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80003f2:	2a01      	cmp	r2, #1
      hcan->Instance->MCR |= CAN_MCR_RFLM;
 80003f4:	681a      	ldr	r2, [r3, #0]
 80003f6:	bf0c      	ite	eq
 80003f8:	f042 0208 	orreq.w	r2, r2, #8
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80003fc:	f022 0208 	bicne.w	r2, r2, #8
 8000400:	601a      	str	r2, [r3, #0]
    if (hcan->Init.TXFP == ENABLE)
 8000402:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000404:	2a01      	cmp	r2, #1
      hcan->Instance->MCR |= CAN_MCR_TXFP;
 8000406:	681a      	ldr	r2, [r3, #0]
 8000408:	bf0c      	ite	eq
 800040a:	f042 0204 	orreq.w	r2, r2, #4
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 800040e:	f022 0204 	bicne.w	r2, r2, #4
 8000412:	601a      	str	r2, [r3, #0]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 8000414:	68e1      	ldr	r1, [r4, #12]
 8000416:	68a2      	ldr	r2, [r4, #8]
 8000418:	430a      	orrs	r2, r1
                ((uint32_t)hcan->Init.SJW) | \
 800041a:	6921      	ldr	r1, [r4, #16]
 800041c:	430a      	orrs	r2, r1
                ((uint32_t)hcan->Init.BS1) | \
 800041e:	6961      	ldr	r1, [r4, #20]
 8000420:	430a      	orrs	r2, r1
               ((uint32_t)hcan->Init.Prescaler - 1U);
 8000422:	6861      	ldr	r1, [r4, #4]
 8000424:	3901      	subs	r1, #1
                ((uint32_t)hcan->Init.BS2) | \
 8000426:	430a      	orrs	r2, r1
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 8000428:	61da      	str	r2, [r3, #28]
    hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 800042a:	681a      	ldr	r2, [r3, #0]
 800042c:	f022 0201 	bic.w	r2, r2, #1
 8000430:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000432:	f7ff feff 	bl	8000234 <HAL_GetTick>
 8000436:	4605      	mov	r5, r0
   while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000438:	6823      	ldr	r3, [r4, #0]
 800043a:	685a      	ldr	r2, [r3, #4]
 800043c:	07d2      	lsls	r2, r2, #31
 800043e:	d413      	bmi.n	8000468 <HAL_CAN_Init+0x108>
    if ((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000440:	6858      	ldr	r0, [r3, #4]
 8000442:	f010 0001 	ands.w	r0, r0, #1
 8000446:	d01b      	beq.n	8000480 <HAL_CAN_Init+0x120>
    hcan->State = HAL_CAN_STATE_ERROR;
 8000448:	2304      	movs	r3, #4
 800044a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 800044e:	2001      	movs	r0, #1
}
 8000450:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
 8000452:	f7ff feef 	bl	8000234 <HAL_GetTick>
 8000456:	1b80      	subs	r0, r0, r6
 8000458:	280a      	cmp	r0, #10
 800045a:	d99d      	bls.n	8000398 <HAL_CAN_Init+0x38>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800045c:	2003      	movs	r0, #3
 800045e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hcan);
 8000462:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      return HAL_TIMEOUT;
 8000466:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
 8000468:	f7ff fee4 	bl	8000234 <HAL_GetTick>
 800046c:	1b40      	subs	r0, r0, r5
 800046e:	280a      	cmp	r0, #10
 8000470:	d9e2      	bls.n	8000438 <HAL_CAN_Init+0xd8>
       hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000472:	2003      	movs	r0, #3
       __HAL_UNLOCK(hcan);
 8000474:	2300      	movs	r3, #0
       hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000476:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
       __HAL_UNLOCK(hcan);
 800047a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
       return HAL_TIMEOUT;
 800047e:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_READY;
 8000480:	2301      	movs	r3, #1
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000482:	6420      	str	r0, [r4, #64]	; 0x40
    hcan->State = HAL_CAN_STATE_READY;
 8000484:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8000488:	bd70      	pop	{r4, r5, r6, pc}
	...

0800048c <HAL_CAN_Transmit>:
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 800048c:	6802      	ldr	r2, [r0, #0]
{
 800048e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8000492:	6893      	ldr	r3, [r2, #8]
 8000494:	015b      	lsls	r3, r3, #5
{
 8000496:	4604      	mov	r4, r0
 8000498:	460f      	mov	r7, r1
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 800049a:	d406      	bmi.n	80004aa <HAL_CAN_Transmit+0x1e>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 800049c:	6893      	ldr	r3, [r2, #8]
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 800049e:	011d      	lsls	r5, r3, #4
 80004a0:	d403      	bmi.n	80004aa <HAL_CAN_Transmit+0x1e>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 80004a2:	6893      	ldr	r3, [r2, #8]
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 80004a4:	00d8      	lsls	r0, r3, #3
 80004a6:	f140 80b1 	bpl.w	800060c <HAL_CAN_Transmit+0x180>
  {  
    /* Process locked */
    __HAL_LOCK(hcan);
 80004aa:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80004ae:	2b01      	cmp	r3, #1
 80004b0:	f000 80b2 	beq.w	8000618 <HAL_CAN_Transmit+0x18c>
 80004b4:	2301      	movs	r3, #1
 80004b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
    /* Change CAN state */
    switch(hcan->State)
 80004ba:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80004be:	b2db      	uxtb	r3, r3
 80004c0:	2b32      	cmp	r3, #50	; 0x32
 80004c2:	d066      	beq.n	8000592 <HAL_CAN_Transmit+0x106>
 80004c4:	2b62      	cmp	r3, #98	; 0x62
 80004c6:	d066      	beq.n	8000596 <HAL_CAN_Transmit+0x10a>
 80004c8:	2b22      	cmp	r3, #34	; 0x22
 80004ca:	d166      	bne.n	800059a <HAL_CAN_Transmit+0x10e>
    {
      case(HAL_CAN_STATE_BUSY_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80004cc:	2342      	movs	r3, #66	; 0x42
          break;
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
          break;
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 80004ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          break;
    }
  
    /* Select one empty transmit mailbox */
    if ((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 80004d2:	6893      	ldr	r3, [r2, #8]
 80004d4:	0159      	lsls	r1, r3, #5
 80004d6:	d462      	bmi.n	800059e <HAL_CAN_Transmit+0x112>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
    }
    else if ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 80004d8:	6893      	ldr	r3, [r2, #8]
    {
      transmitmailbox = CAN_TXMAILBOX_1;
    }
    else
    {
      transmitmailbox = CAN_TXMAILBOX_2;
 80004da:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80004de:	bf14      	ite	ne
 80004e0:	2601      	movne	r6, #1
 80004e2:	2602      	moveq	r6, #2
 80004e4:	ea4f 1e06 	mov.w	lr, r6, lsl #4
 80004e8:	eb02 030e 	add.w	r3, r2, lr
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80004ec:	6b20      	ldr	r0, [r4, #48]	; 0x30
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80004ee:	f8d3 1180 	ldr.w	r1, [r3, #384]	; 0x180
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80004f2:	6885      	ldr	r5, [r0, #8]
 80004f4:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80004f8:	f001 0101 	and.w	r1, r1, #1
 80004fc:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 8000500:	2d00      	cmp	r5, #0
 8000502:	d14e      	bne.n	80005a2 <HAL_CAN_Transmit+0x116>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << 21U) | \
 8000504:	6805      	ldr	r5, [r0, #0]
 8000506:	f8d3 1180 	ldr.w	r1, [r3, #384]	; 0x180
 800050a:	ea4c 5545 	orr.w	r5, ip, r5, lsl #21
 800050e:	430d      	orrs	r5, r1
                                                  hcan->pTxMsg->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3U) | \
 8000510:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
                                                  hcan->pTxMsg->RTR);
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8000514:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8000518:	6901      	ldr	r1, [r0, #16]
  
    /* Get tick */
    tickstart = HAL_GetTick();
  
    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 800051a:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8000624 <HAL_CAN_Transmit+0x198>
 800051e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8000628 <HAL_CAN_Transmit+0x19c>
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8000522:	f001 010f 	and.w	r1, r1, #15
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8000526:	f025 050f 	bic.w	r5, r5, #15
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 800052a:	6101      	str	r1, [r0, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 800052c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8000530:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
 8000534:	4329      	orrs	r1, r5
 8000536:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3U] << 24U) | 
 800053a:	4472      	add	r2, lr
                                             ((uint32_t)hcan->pTxMsg->Data[1U] << 8U) | 
 800053c:	6941      	ldr	r1, [r0, #20]
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3U] << 24U) | 
 800053e:	f8c2 1188 	str.w	r1, [r2, #392]	; 0x188
                                             ((uint32_t)hcan->pTxMsg->Data[5U] << 8U) |
 8000542:	6981      	ldr	r1, [r0, #24]
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7U] << 24U) | 
 8000544:	f8c2 118c 	str.w	r1, [r2, #396]	; 0x18c
    hcan->Instance->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 8000548:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800054c:	f042 0201 	orr.w	r2, r2, #1
 8000550:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    tickstart = HAL_GetTick();
 8000554:	f7ff fe6e 	bl	8000234 <HAL_GetTick>
 8000558:	4605      	mov	r5, r0
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 800055a:	4a31      	ldr	r2, [pc, #196]	; (8000620 <HAL_CAN_Transmit+0x194>)
 800055c:	6823      	ldr	r3, [r4, #0]
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	2e00      	cmp	r6, #0
 8000562:	d145      	bne.n	80005f0 <HAL_CAN_Transmit+0x164>
 8000564:	ea32 0303 	bics.w	r3, r2, r3
 8000568:	bf14      	ite	ne
 800056a:	2301      	movne	r3, #1
 800056c:	2300      	moveq	r3, #0
 800056e:	bb13      	cbnz	r3, 80005b6 <HAL_CAN_Transmit+0x12a>
        }
      }
    }

    /* Change CAN state */
    switch(hcan->State)
 8000570:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000574:	b2db      	uxtb	r3, r3
 8000576:	2b52      	cmp	r3, #82	; 0x52
 8000578:	d042      	beq.n	8000600 <HAL_CAN_Transmit+0x174>
 800057a:	2b72      	cmp	r3, #114	; 0x72
 800057c:	d042      	beq.n	8000604 <HAL_CAN_Transmit+0x178>
 800057e:	2b42      	cmp	r3, #66	; 0x42
 8000580:	d142      	bne.n	8000608 <HAL_CAN_Transmit+0x17c>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8000582:	2322      	movs	r3, #34	; 0x22
          hcan->State = HAL_CAN_STATE_READY;
          break;
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8000584:	2000      	movs	r0, #0
          hcan->State = HAL_CAN_STATE_READY;
 8000586:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hcan);
 800058a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    
    /* Return function status */
    return HAL_OK;
 800058e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8000592:	2352      	movs	r3, #82	; 0x52
 8000594:	e79b      	b.n	80004ce <HAL_CAN_Transmit+0x42>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8000596:	2372      	movs	r3, #114	; 0x72
 8000598:	e799      	b.n	80004ce <HAL_CAN_Transmit+0x42>
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 800059a:	2312      	movs	r3, #18
 800059c:	e797      	b.n	80004ce <HAL_CAN_Transmit+0x42>
      transmitmailbox = CAN_TXMAILBOX_0;
 800059e:	2600      	movs	r6, #0
 80005a0:	e7a0      	b.n	80004e4 <HAL_CAN_Transmit+0x58>
                                                  hcan->pTxMsg->IDE | \
 80005a2:	6841      	ldr	r1, [r0, #4]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3U) | \
 80005a4:	f8d3 8180 	ldr.w	r8, [r3, #384]	; 0x180
                                                  hcan->pTxMsg->IDE | \
 80005a8:	ea45 050c 	orr.w	r5, r5, ip
 80005ac:	ea45 05c1 	orr.w	r5, r5, r1, lsl #3
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3U) | \
 80005b0:	ea45 0508 	orr.w	r5, r5, r8
 80005b4:	e7ac      	b.n	8000510 <HAL_CAN_Transmit+0x84>
      if(Timeout != HAL_MAX_DELAY)
 80005b6:	1c7b      	adds	r3, r7, #1
 80005b8:	d0d0      	beq.n	800055c <HAL_CAN_Transmit+0xd0>
       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80005ba:	b95f      	cbnz	r7, 80005d4 <HAL_CAN_Transmit+0x148>
         hcan->State = HAL_CAN_STATE_TIMEOUT;
 80005bc:	2303      	movs	r3, #3
 80005be:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80005c2:	6823      	ldr	r3, [r4, #0]
         __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 80005c4:	b166      	cbz	r6, 80005e0 <HAL_CAN_Transmit+0x154>
 80005c6:	2e01      	cmp	r6, #1
 80005c8:	bf0c      	ite	eq
 80005ca:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
 80005ce:	f44f 0200 	movne.w	r2, #8388608	; 0x800000
 80005d2:	e006      	b.n	80005e2 <HAL_CAN_Transmit+0x156>
       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80005d4:	f7ff fe2e 	bl	8000234 <HAL_GetTick>
 80005d8:	1b40      	subs	r0, r0, r5
 80005da:	4287      	cmp	r7, r0
 80005dc:	d2bd      	bcs.n	800055a <HAL_CAN_Transmit+0xce>
 80005de:	e7ed      	b.n	80005bc <HAL_CAN_Transmit+0x130>
         __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 80005e0:	2280      	movs	r2, #128	; 0x80
 80005e2:	609a      	str	r2, [r3, #8]
         __HAL_UNLOCK(hcan);
 80005e4:	2300      	movs	r3, #0
 80005e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
         return HAL_TIMEOUT;
 80005ea:	2003      	movs	r0, #3
 80005ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80005f0:	2e01      	cmp	r6, #1
 80005f2:	d102      	bne.n	80005fa <HAL_CAN_Transmit+0x16e>
 80005f4:	ea39 0303 	bics.w	r3, r9, r3
 80005f8:	e7b6      	b.n	8000568 <HAL_CAN_Transmit+0xdc>
 80005fa:	ea38 0303 	bics.w	r3, r8, r3
 80005fe:	e7b3      	b.n	8000568 <HAL_CAN_Transmit+0xdc>
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8000600:	2332      	movs	r3, #50	; 0x32
 8000602:	e7bf      	b.n	8000584 <HAL_CAN_Transmit+0xf8>
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8000604:	2362      	movs	r3, #98	; 0x62
 8000606:	e7bd      	b.n	8000584 <HAL_CAN_Transmit+0xf8>
          hcan->State = HAL_CAN_STATE_READY;
 8000608:	2301      	movs	r3, #1
 800060a:	e7bb      	b.n	8000584 <HAL_CAN_Transmit+0xf8>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR; 
 800060c:	2304      	movs	r3, #4
 800060e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 8000612:	2001      	movs	r0, #1
 8000614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hcan);
 8000618:	2002      	movs	r0, #2
  }
}
 800061a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800061e:	bf00      	nop
 8000620:	04000003 	.word	0x04000003
 8000624:	10030000 	.word	0x10030000
 8000628:	08000300 	.word	0x08000300

0800062c <HAL_CAN_Receive_IT>:
  *         the configuration information for the specified CAN.  
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 800062c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));
  
  /* Check if CAN state is not busy for RX FIFO0 */
  if((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 800062e:	2900      	cmp	r1, #0
 8000630:	d136      	bne.n	80006a0 <HAL_CAN_Receive_IT+0x74>
 8000632:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000636:	2b22      	cmp	r3, #34	; 0x22
 8000638:	d050      	beq.n	80006dc <HAL_CAN_Receive_IT+0xb0>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 800063a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 800063e:	2b42      	cmp	r3, #66	; 0x42
  {
    return HAL_BUSY;
  }

  /* Check if CAN state is not busy for RX FIFO1 */
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 8000640:	d04c      	beq.n	80006dc <HAL_CAN_Receive_IT+0xb0>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8000642:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 8000646:	2b62      	cmp	r3, #98	; 0x62
 8000648:	d048      	beq.n	80006dc <HAL_CAN_Receive_IT+0xb0>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 800064a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 800064e:	2b72      	cmp	r3, #114	; 0x72
 8000650:	d044      	beq.n	80006dc <HAL_CAN_Receive_IT+0xb0>
  {
    return HAL_BUSY;
  }

  /* Process locked */
  __HAL_LOCK(hcan);
 8000652:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000656:	2b01      	cmp	r3, #1
 8000658:	d040      	beq.n	80006dc <HAL_CAN_Receive_IT+0xb0>
 800065a:	2301      	movs	r3, #1
 800065c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Change CAN state */
  if(FIFONumber == CAN_FIFO0)
  {
    switch(hcan->State)
 8000660:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000664:	b2db      	uxtb	r3, r3
  if(FIFONumber == CAN_FIFO0)
 8000666:	bb29      	cbnz	r1, 80006b4 <HAL_CAN_Receive_IT+0x88>
    switch(hcan->State)
 8000668:	2b32      	cmp	r3, #50	; 0x32
 800066a:	d02b      	beq.n	80006c4 <HAL_CAN_Receive_IT+0x98>
 800066c:	2b52      	cmp	r3, #82	; 0x52
 800066e:	d02b      	beq.n	80006c8 <HAL_CAN_Receive_IT+0x9c>
 8000670:	2b12      	cmp	r3, #18
    {
      case(HAL_CAN_STATE_BUSY_TX):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8000672:	bf0c      	ite	eq
 8000674:	2342      	moveq	r3, #66	; 0x42
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
        break;
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8000676:	2322      	movne	r3, #34	; 0x22
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
        break;
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8000678:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  /*  - Enable Error passive Interrupt */
  /*  - Enable Bus-off Interrupt */
  /*  - Enable Last error code Interrupt */
  /*  - Enable Error Interrupt */
  /*  - Enable Transmit mailbox empty Interrupt */
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800067c:	6802      	ldr	r2, [r0, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800067e:	2300      	movs	r3, #0
 8000680:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8000682:	6954      	ldr	r4, [r2, #20]
 8000684:	f444 440f 	orr.w	r4, r4, #36608	; 0x8f00
 8000688:	f044 0401 	orr.w	r4, r4, #1
 800068c:	6154      	str	r4, [r2, #20]
                            CAN_IT_LEC |
                            CAN_IT_ERR |
                            CAN_IT_TME);

  /* Process unlocked */
   __HAL_UNLOCK(hcan);
 800068e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  if(FIFONumber == CAN_FIFO0)
 8000692:	b9e9      	cbnz	r1, 80006d0 <HAL_CAN_Receive_IT+0xa4>
  {
    /* Enable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8000694:	6953      	ldr	r3, [r2, #20]
 8000696:	f043 030a 	orr.w	r3, r3, #10
 800069a:	6153      	str	r3, [r2, #20]
    /* Enable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
  }

  /* Return function status */
  return HAL_OK;
 800069c:	4608      	mov	r0, r1
 800069e:	bd10      	pop	{r4, pc}
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 80006a0:	2901      	cmp	r1, #1
 80006a2:	d1d6      	bne.n	8000652 <HAL_CAN_Receive_IT+0x26>
 80006a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80006a8:	2b32      	cmp	r3, #50	; 0x32
 80006aa:	d017      	beq.n	80006dc <HAL_CAN_Receive_IT+0xb0>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 80006ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 80006b0:	2b52      	cmp	r3, #82	; 0x52
 80006b2:	e7c5      	b.n	8000640 <HAL_CAN_Receive_IT+0x14>
    switch(hcan->State)
 80006b4:	2b22      	cmp	r3, #34	; 0x22
 80006b6:	d005      	beq.n	80006c4 <HAL_CAN_Receive_IT+0x98>
 80006b8:	2b42      	cmp	r3, #66	; 0x42
 80006ba:	d005      	beq.n	80006c8 <HAL_CAN_Receive_IT+0x9c>
 80006bc:	2b12      	cmp	r3, #18
 80006be:	d105      	bne.n	80006cc <HAL_CAN_Receive_IT+0xa0>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80006c0:	2352      	movs	r3, #82	; 0x52
 80006c2:	e7d9      	b.n	8000678 <HAL_CAN_Receive_IT+0x4c>
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 80006c4:	2362      	movs	r3, #98	; 0x62
 80006c6:	e7d7      	b.n	8000678 <HAL_CAN_Receive_IT+0x4c>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 80006c8:	2372      	movs	r3, #114	; 0x72
 80006ca:	e7d5      	b.n	8000678 <HAL_CAN_Receive_IT+0x4c>
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80006cc:	2332      	movs	r3, #50	; 0x32
 80006ce:	e7d3      	b.n	8000678 <HAL_CAN_Receive_IT+0x4c>
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 80006d0:	6951      	ldr	r1, [r2, #20]
 80006d2:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 80006d6:	6151      	str	r1, [r2, #20]
  return HAL_OK;
 80006d8:	4618      	mov	r0, r3
 80006da:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80006dc:	2002      	movs	r0, #2
}
 80006de:	bd10      	pop	{r4, pc}

080006e0 <HAL_CAN_TxCpltCallback>:
 80006e0:	4770      	bx	lr

080006e2 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 80006e2:	b538      	push	{r3, r4, r5, lr}
  CanRxMsgTypeDef* pRxMsg = NULL;

  /* Set RxMsg pointer */
  if(FIFONumber == CAN_FIFO0)
  {
    pRxMsg = hcan->pRxMsg;
 80006e4:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    pRxMsg = hcan->pRx1Msg;
 80006e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    pRxMsg = hcan->pRxMsg;
 80006e8:	2900      	cmp	r1, #0
 80006ea:	bf08      	it	eq
 80006ec:	4613      	moveq	r3, r2
  }

  /* Get the Id */
  pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80006ee:	6802      	ldr	r2, [r0, #0]
 80006f0:	eb02 1401 	add.w	r4, r2, r1, lsl #4
 80006f4:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 80006f8:	f005 0504 	and.w	r5, r5, #4
 80006fc:	609d      	str	r5, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d151      	bne.n	80007a6 <CAN_Receive_IT+0xc4>
  {
    pRxMsg->StdId = 0x000007FFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21U);
 8000702:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000706:	0d6d      	lsrs	r5, r5, #21
 8000708:	601d      	str	r5, [r3, #0]
  else
  {
    pRxMsg->ExtId = 0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
  }
  
  pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800070a:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 800070e:	f005 0502 	and.w	r5, r5, #2
 8000712:	60dd      	str	r5, [r3, #12]
  /* Get the DLC */
  pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8000714:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
  /* Get the FMI */
  pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 8000718:	f8d4 41b4 	ldr.w	r4, [r4, #436]	; 0x1b4
  pRxMsg->FIFONumber = FIFONumber;
 800071c:	6219      	str	r1, [r3, #32]
  pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 800071e:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8000722:	61dc      	str	r4, [r3, #28]
  /* Get the data field */
  pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8000724:	eb02 1401 	add.w	r4, r2, r1, lsl #4
  pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8000728:	f005 050f 	and.w	r5, r5, #15
 800072c:	611d      	str	r5, [r3, #16]
  pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 800072e:	f8d4 51b8 	ldr.w	r5, [r4, #440]	; 0x1b8
 8000732:	751d      	strb	r5, [r3, #20]
  pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 8000734:	f8d4 51b8 	ldr.w	r5, [r4, #440]	; 0x1b8
 8000738:	0a2d      	lsrs	r5, r5, #8
 800073a:	755d      	strb	r5, [r3, #21]
  pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16U);
 800073c:	f8d4 51b8 	ldr.w	r5, [r4, #440]	; 0x1b8
 8000740:	0c2d      	lsrs	r5, r5, #16
 8000742:	759d      	strb	r5, [r3, #22]
  pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24U);
 8000744:	f8d4 51b8 	ldr.w	r5, [r4, #440]	; 0x1b8
 8000748:	0e2d      	lsrs	r5, r5, #24
 800074a:	75dd      	strb	r5, [r3, #23]
  pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 800074c:	f8d4 51bc 	ldr.w	r5, [r4, #444]	; 0x1bc
 8000750:	761d      	strb	r5, [r3, #24]
  pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8U);
 8000752:	f8d4 51bc 	ldr.w	r5, [r4, #444]	; 0x1bc
 8000756:	0a2d      	lsrs	r5, r5, #8
 8000758:	765d      	strb	r5, [r3, #25]
  pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16U);
 800075a:	f8d4 51bc 	ldr.w	r5, [r4, #444]	; 0x1bc
 800075e:	0c2d      	lsrs	r5, r5, #16
 8000760:	769d      	strb	r5, [r3, #26]
  pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 8000762:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 8000766:	0e24      	lsrs	r4, r4, #24
 8000768:	76dc      	strb	r4, [r3, #27]
 800076a:	2320      	movs	r3, #32
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800076c:	bb01      	cbnz	r1, 80007b0 <CAN_Receive_IT+0xce>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 800076e:	60d3      	str	r3, [r2, #12]

    /* Disable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8000770:	6953      	ldr	r3, [r2, #20]
 8000772:	f023 030a 	bic.w	r3, r3, #10
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);

    /* Disable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8000776:	6153      	str	r3, [r2, #20]
  }

  tmp1 = hcan->State;
 8000778:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((tmp1 == HAL_CAN_STATE_BUSY_RX0) || (tmp1 == HAL_CAN_STATE_BUSY_RX1))
 800077c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000780:	2b22      	cmp	r3, #34	; 0x22
  {   
    /* Disable Error warning, Error passive, Bus-off, Last error code
       and Error Interrupts */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8000782:	bf01      	itttt	eq
 8000784:	6802      	ldreq	r2, [r0, #0]
 8000786:	6953      	ldreq	r3, [r2, #20]
 8000788:	f423 430f 	biceq.w	r3, r3, #36608	; 0x8f00
 800078c:	6153      	streq	r3, [r2, #20]
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
  {
    switch(hcan->State)
 800078e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000792:	b2db      	uxtb	r3, r3
  if (FIFONumber == CAN_FIFO0)
 8000794:	b9d1      	cbnz	r1, 80007cc <CAN_Receive_IT+0xea>
    switch(hcan->State)
 8000796:	2b62      	cmp	r3, #98	; 0x62
 8000798:	d00f      	beq.n	80007ba <CAN_Receive_IT+0xd8>
 800079a:	2b72      	cmp	r3, #114	; 0x72
 800079c:	d014      	beq.n	80007c8 <CAN_Receive_IT+0xe6>
 800079e:	2b42      	cmp	r3, #66	; 0x42
        break;
    }
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    switch(hcan->State)
 80007a0:	d11e      	bne.n	80007e0 <CAN_Receive_IT+0xfe>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 80007a2:	2312      	movs	r3, #18
 80007a4:	e00a      	b.n	80007bc <CAN_Receive_IT+0xda>
    pRxMsg->ExtId = 0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
 80007a6:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 80007aa:	08ed      	lsrs	r5, r5, #3
 80007ac:	605d      	str	r5, [r3, #4]
 80007ae:	e7ac      	b.n	800070a <CAN_Receive_IT+0x28>
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 80007b0:	6113      	str	r3, [r2, #16]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 80007b2:	6953      	ldr	r3, [r2, #20]
 80007b4:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 80007b8:	e7dd      	b.n	8000776 <CAN_Receive_IT+0x94>
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80007ba:	2332      	movs	r3, #50	; 0x32
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
        break;
      default: /* HAL_CAN_STATE_BUSY_RX1 */
        hcan->State = HAL_CAN_STATE_READY;
 80007bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
    }
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 80007c0:	f000 fe1e 	bl	8001400 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 80007c4:	2000      	movs	r0, #0
 80007c6:	bd38      	pop	{r3, r4, r5, pc}
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80007c8:	2352      	movs	r3, #82	; 0x52
 80007ca:	e7f7      	b.n	80007bc <CAN_Receive_IT+0xda>
    switch(hcan->State)
 80007cc:	2b62      	cmp	r3, #98	; 0x62
 80007ce:	d003      	beq.n	80007d8 <CAN_Receive_IT+0xf6>
 80007d0:	2b72      	cmp	r3, #114	; 0x72
 80007d2:	d003      	beq.n	80007dc <CAN_Receive_IT+0xfa>
 80007d4:	2b52      	cmp	r3, #82	; 0x52
 80007d6:	e7e3      	b.n	80007a0 <CAN_Receive_IT+0xbe>
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 80007d8:	2322      	movs	r3, #34	; 0x22
 80007da:	e7ef      	b.n	80007bc <CAN_Receive_IT+0xda>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80007dc:	2342      	movs	r3, #66	; 0x42
 80007de:	e7ed      	b.n	80007bc <CAN_Receive_IT+0xda>
        hcan->State = HAL_CAN_STATE_READY;
 80007e0:	2301      	movs	r3, #1
 80007e2:	e7eb      	b.n	80007bc <CAN_Receive_IT+0xda>

080007e4 <HAL_CAN_ErrorCallback>:
{
 80007e4:	4770      	bx	lr
	...

080007e8 <HAL_CAN_IRQHandler>:
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0);
 80007e8:	6803      	ldr	r3, [r0, #0]
{
 80007ea:	b570      	push	{r4, r5, r6, lr}
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0);
 80007ec:	68dd      	ldr	r5, [r3, #12]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV0);
 80007ee:	695a      	ldr	r2, [r3, #20]
  if(tmp1 && tmp2)
 80007f0:	f015 0510 	ands.w	r5, r5, #16
{
 80007f4:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 80007f6:	d006      	beq.n	8000806 <HAL_CAN_IRQHandler+0x1e>
 80007f8:	f012 0508 	ands.w	r5, r2, #8
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80007fc:	bf1e      	ittt	ne
 80007fe:	2210      	movne	r2, #16
 8000800:	60da      	strne	r2, [r3, #12]
    errorcode |= HAL_CAN_ERROR_FOV0;
 8000802:	f44f 7500 	movne.w	r5, #512	; 0x200
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1);
 8000806:	6919      	ldr	r1, [r3, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV1);
 8000808:	695a      	ldr	r2, [r3, #20]
  if(tmp1 && tmp2)
 800080a:	06c9      	lsls	r1, r1, #27
 800080c:	d505      	bpl.n	800081a <HAL_CAN_IRQHandler+0x32>
 800080e:	0652      	lsls	r2, r2, #25
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000810:	bf42      	ittt	mi
 8000812:	2210      	movmi	r2, #16
    errorcode |= HAL_CAN_ERROR_FOV1;
 8000814:	f445 6580 	orrmi.w	r5, r5, #1024	; 0x400
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000818:	611a      	strmi	r2, [r3, #16]
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 800081a:	695a      	ldr	r2, [r3, #20]
 800081c:	07d6      	lsls	r6, r2, #31
 800081e:	d535      	bpl.n	800088c <HAL_CAN_IRQHandler+0xa4>
    tmp1 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0);
 8000820:	689e      	ldr	r6, [r3, #8]
    if(tmp1 || tmp2 || tmp3)  
 8000822:	4a63      	ldr	r2, [pc, #396]	; (80009b0 <HAL_CAN_IRQHandler+0x1c8>)
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 8000824:	6898      	ldr	r0, [r3, #8]
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
 8000826:	6899      	ldr	r1, [r3, #8]
    if(tmp1 || tmp2 || tmp3)  
 8000828:	43b2      	bics	r2, r6
 800082a:	d005      	beq.n	8000838 <HAL_CAN_IRQHandler+0x50>
 800082c:	4a61      	ldr	r2, [pc, #388]	; (80009b4 <HAL_CAN_IRQHandler+0x1cc>)
 800082e:	4382      	bics	r2, r0
 8000830:	d002      	beq.n	8000838 <HAL_CAN_IRQHandler+0x50>
 8000832:	4a61      	ldr	r2, [pc, #388]	; (80009b8 <HAL_CAN_IRQHandler+0x1d0>)
 8000834:	438a      	bics	r2, r1
 8000836:	d129      	bne.n	800088c <HAL_CAN_IRQHandler+0xa4>
      tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0);
 8000838:	6898      	ldr	r0, [r3, #8]
      tmp2 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1);
 800083a:	6899      	ldr	r1, [r3, #8]
      tmp3 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK2);
 800083c:	689a      	ldr	r2, [r3, #8]
      if(tmp1 || tmp2 || tmp3)
 800083e:	0780      	lsls	r0, r0, #30
 8000840:	d404      	bmi.n	800084c <HAL_CAN_IRQHandler+0x64>
 8000842:	0589      	lsls	r1, r1, #22
 8000844:	d402      	bmi.n	800084c <HAL_CAN_IRQHandler+0x64>
 8000846:	0396      	lsls	r6, r2, #14
 8000848:	f140 8090 	bpl.w	800096c <HAL_CAN_IRQHandler+0x184>
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 800084c:	695a      	ldr	r2, [r3, #20]
 800084e:	f022 0201 	bic.w	r2, r2, #1
 8000852:	615a      	str	r2, [r3, #20]
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8000854:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8000858:	2a12      	cmp	r2, #18
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800085a:	bf02      	ittt	eq
 800085c:	695a      	ldreq	r2, [r3, #20]
 800085e:	f422 420f 	biceq.w	r2, r2, #36608	; 0x8f00
 8000862:	615a      	streq	r2, [r3, #20]
  switch(hcan->State)
 8000864:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000868:	b2db      	uxtb	r3, r3
 800086a:	2b52      	cmp	r3, #82	; 0x52
 800086c:	d078      	beq.n	8000960 <HAL_CAN_IRQHandler+0x178>
 800086e:	2b72      	cmp	r3, #114	; 0x72
 8000870:	d078      	beq.n	8000964 <HAL_CAN_IRQHandler+0x17c>
 8000872:	2b42      	cmp	r3, #66	; 0x42
 8000874:	d178      	bne.n	8000968 <HAL_CAN_IRQHandler+0x180>
      hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8000876:	2322      	movs	r3, #34	; 0x22
      hcan->State = HAL_CAN_STATE_READY;
 8000878:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_CAN_TxCpltCallback(hcan);
 800087c:	4620      	mov	r0, r4
 800087e:	f7ff ff2f 	bl	80006e0 <HAL_CAN_TxCpltCallback>
      SET_BIT(hcan->Instance->TSR, CAN_TSR_RQCP0  | CAN_TSR_RQCP1  | CAN_TSR_RQCP2 | \
 8000882:	6822      	ldr	r2, [r4, #0]
 8000884:	4b4d      	ldr	r3, [pc, #308]	; (80009bc <HAL_CAN_IRQHandler+0x1d4>)
 8000886:	6891      	ldr	r1, [r2, #8]
 8000888:	430b      	orrs	r3, r1
 800088a:	6093      	str	r3, [r2, #8]
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0);
 800088c:	6823      	ldr	r3, [r4, #0]
 800088e:	68da      	ldr	r2, [r3, #12]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0);
 8000890:	695b      	ldr	r3, [r3, #20]
  if((tmp1 != 0U) && tmp2)
 8000892:	0790      	lsls	r0, r2, #30
 8000894:	d005      	beq.n	80008a2 <HAL_CAN_IRQHandler+0xba>
 8000896:	0799      	lsls	r1, r3, #30
 8000898:	d503      	bpl.n	80008a2 <HAL_CAN_IRQHandler+0xba>
    CAN_Receive_IT(hcan, CAN_FIFO0);
 800089a:	2100      	movs	r1, #0
 800089c:	4620      	mov	r0, r4
 800089e:	f7ff ff20 	bl	80006e2 <CAN_Receive_IT>
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1);
 80008a2:	6823      	ldr	r3, [r4, #0]
 80008a4:	691a      	ldr	r2, [r3, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1);
 80008a6:	695b      	ldr	r3, [r3, #20]
  if((tmp1 != 0U) && tmp2)
 80008a8:	0792      	lsls	r2, r2, #30
 80008aa:	d005      	beq.n	80008b8 <HAL_CAN_IRQHandler+0xd0>
 80008ac:	06de      	lsls	r6, r3, #27
 80008ae:	d503      	bpl.n	80008b8 <HAL_CAN_IRQHandler+0xd0>
    CAN_Receive_IT(hcan, CAN_FIFO1);
 80008b0:	2101      	movs	r1, #1
 80008b2:	4620      	mov	r0, r4
 80008b4:	f7ff ff15 	bl	80006e2 <CAN_Receive_IT>
  hcan->ErrorCode |= errorcode;
 80008b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80008ba:	431d      	orrs	r5, r3
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG);
 80008bc:	6823      	ldr	r3, [r4, #0]
  hcan->ErrorCode |= errorcode;
 80008be:	6425      	str	r5, [r4, #64]	; 0x40
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG);
 80008c0:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG);
 80008c2:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 80008c4:	695a      	ldr	r2, [r3, #20]
  if(tmp1 && tmp2 && tmp3)
 80008c6:	07c0      	lsls	r0, r0, #31
 80008c8:	d507      	bpl.n	80008da <HAL_CAN_IRQHandler+0xf2>
 80008ca:	05ce      	lsls	r6, r1, #23
 80008cc:	d505      	bpl.n	80008da <HAL_CAN_IRQHandler+0xf2>
 80008ce:	0415      	lsls	r5, r2, #16
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 80008d0:	bf42      	ittt	mi
 80008d2:	6c22      	ldrmi	r2, [r4, #64]	; 0x40
 80008d4:	f042 0201 	orrmi.w	r2, r2, #1
 80008d8:	6422      	strmi	r2, [r4, #64]	; 0x40
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV);
 80008da:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV);
 80008dc:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR); 
 80008de:	695a      	ldr	r2, [r3, #20]
  if(tmp1 && tmp2 && tmp3)
 80008e0:	0780      	lsls	r0, r0, #30
 80008e2:	d507      	bpl.n	80008f4 <HAL_CAN_IRQHandler+0x10c>
 80008e4:	0589      	lsls	r1, r1, #22
 80008e6:	d505      	bpl.n	80008f4 <HAL_CAN_IRQHandler+0x10c>
 80008e8:	0412      	lsls	r2, r2, #16
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80008ea:	bf42      	ittt	mi
 80008ec:	6c22      	ldrmi	r2, [r4, #64]	; 0x40
 80008ee:	f042 0202 	orrmi.w	r2, r2, #2
 80008f2:	6422      	strmi	r2, [r4, #64]	; 0x40
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF);
 80008f4:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF);
 80008f6:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);  
 80008f8:	695a      	ldr	r2, [r3, #20]
  if(tmp1 && tmp2 && tmp3)
 80008fa:	0746      	lsls	r6, r0, #29
 80008fc:	d507      	bpl.n	800090e <HAL_CAN_IRQHandler+0x126>
 80008fe:	054d      	lsls	r5, r1, #21
 8000900:	d505      	bpl.n	800090e <HAL_CAN_IRQHandler+0x126>
 8000902:	0410      	lsls	r0, r2, #16
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8000904:	bf42      	ittt	mi
 8000906:	6c22      	ldrmi	r2, [r4, #64]	; 0x40
 8000908:	f042 0204 	orrmi.w	r2, r2, #4
 800090c:	6422      	strmi	r2, [r4, #64]	; 0x40
  tmp1 = HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC);
 800090e:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC);
 8000910:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 8000912:	695a      	ldr	r2, [r3, #20]
  if((!tmp1) && tmp2 && tmp3)
 8000914:	f010 0f70 	tst.w	r0, #112	; 0x70
 8000918:	d011      	beq.n	800093e <HAL_CAN_IRQHandler+0x156>
 800091a:	0509      	lsls	r1, r1, #20
 800091c:	d50f      	bpl.n	800093e <HAL_CAN_IRQHandler+0x156>
 800091e:	0412      	lsls	r2, r2, #16
 8000920:	d50d      	bpl.n	800093e <HAL_CAN_IRQHandler+0x156>
    tmp1 = (hcan->Instance->ESR) & CAN_ESR_LEC;
 8000922:	699a      	ldr	r2, [r3, #24]
 8000924:	f002 0270 	and.w	r2, r2, #112	; 0x70
    switch(tmp1)
 8000928:	2a30      	cmp	r2, #48	; 0x30
 800092a:	d035      	beq.n	8000998 <HAL_CAN_IRQHandler+0x1b0>
 800092c:	d821      	bhi.n	8000972 <HAL_CAN_IRQHandler+0x18a>
 800092e:	2a10      	cmp	r2, #16
 8000930:	d029      	beq.n	8000986 <HAL_CAN_IRQHandler+0x19e>
 8000932:	2a20      	cmp	r2, #32
 8000934:	d02c      	beq.n	8000990 <HAL_CAN_IRQHandler+0x1a8>
    hcan->Instance->ESR &= ~(CAN_ESR_LEC);
 8000936:	699a      	ldr	r2, [r3, #24]
 8000938:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800093c:	619a      	str	r2, [r3, #24]
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 800093e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000940:	b16a      	cbz	r2, 800095e <HAL_CAN_IRQHandler+0x176>
    hcan->Instance->MSR = CAN_MSR_ERRI; 
 8000942:	2204      	movs	r2, #4
 8000944:	605a      	str	r2, [r3, #4]
    hcan->State = HAL_CAN_STATE_READY;
 8000946:	2201      	movs	r2, #1
 8000948:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800094c:	695a      	ldr	r2, [r3, #20]
 800094e:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8000952:	f022 025b 	bic.w	r2, r2, #91	; 0x5b
 8000956:	615a      	str	r2, [r3, #20]
    HAL_CAN_ErrorCallback(hcan);
 8000958:	4620      	mov	r0, r4
 800095a:	f7ff ff43 	bl	80007e4 <HAL_CAN_ErrorCallback>
 800095e:	bd70      	pop	{r4, r5, r6, pc}
      hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8000960:	2332      	movs	r3, #50	; 0x32
 8000962:	e789      	b.n	8000878 <HAL_CAN_IRQHandler+0x90>
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8000964:	2362      	movs	r3, #98	; 0x62
 8000966:	e787      	b.n	8000878 <HAL_CAN_IRQHandler+0x90>
      hcan->State = HAL_CAN_STATE_READY;
 8000968:	2301      	movs	r3, #1
 800096a:	e785      	b.n	8000878 <HAL_CAN_IRQHandler+0x90>
        errorcode |= HAL_CAN_ERROR_TXFAIL;
 800096c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 8000970:	e787      	b.n	8000882 <HAL_CAN_IRQHandler+0x9a>
    switch(tmp1)
 8000972:	2a50      	cmp	r2, #80	; 0x50
 8000974:	d014      	beq.n	80009a0 <HAL_CAN_IRQHandler+0x1b8>
 8000976:	2a60      	cmp	r2, #96	; 0x60
 8000978:	d016      	beq.n	80009a8 <HAL_CAN_IRQHandler+0x1c0>
 800097a:	2a40      	cmp	r2, #64	; 0x40
 800097c:	d1db      	bne.n	8000936 <HAL_CAN_IRQHandler+0x14e>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 800097e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000980:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000984:	e002      	b.n	800098c <HAL_CAN_IRQHandler+0x1a4>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 8000986:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000988:	f042 0208 	orr.w	r2, r2, #8
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 800098c:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 800098e:	e7d2      	b.n	8000936 <HAL_CAN_IRQHandler+0x14e>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 8000990:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000992:	f042 0210 	orr.w	r2, r2, #16
 8000996:	e7f9      	b.n	800098c <HAL_CAN_IRQHandler+0x1a4>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8000998:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800099a:	f042 0220 	orr.w	r2, r2, #32
 800099e:	e7f5      	b.n	800098c <HAL_CAN_IRQHandler+0x1a4>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 80009a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80009a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80009a6:	e7f1      	b.n	800098c <HAL_CAN_IRQHandler+0x1a4>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 80009a8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80009aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80009ae:	e7ed      	b.n	800098c <HAL_CAN_IRQHandler+0x1a4>
 80009b0:	04000003 	.word	0x04000003
 80009b4:	08000300 	.word	0x08000300
 80009b8:	10030000 	.word	0x10030000
 80009bc:	00010519 	.word	0x00010519

080009c0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009c0:	4a07      	ldr	r2, [pc, #28]	; (80009e0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80009c2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80009c8:	041b      	lsls	r3, r3, #16
 80009ca:	0c1b      	lsrs	r3, r3, #16
 80009cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80009d0:	0200      	lsls	r0, r0, #8
 80009d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80009da:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80009dc:	60d3      	str	r3, [r2, #12]
 80009de:	4770      	bx	lr
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009e4:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009e6:	b530      	push	{r4, r5, lr}
 80009e8:	68dc      	ldr	r4, [r3, #12]
 80009ea:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009ee:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009f2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f4:	2b04      	cmp	r3, #4
 80009f6:	bf28      	it	cs
 80009f8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009fa:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009fc:	f04f 0501 	mov.w	r5, #1
 8000a00:	fa05 f303 	lsl.w	r3, r5, r3
 8000a04:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a08:	bf8c      	ite	hi
 8000a0a:	3c03      	subhi	r4, #3
 8000a0c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a0e:	4019      	ands	r1, r3
 8000a10:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a12:	fa05 f404 	lsl.w	r4, r5, r4
 8000a16:	3c01      	subs	r4, #1
 8000a18:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000a1a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	ea42 0201 	orr.w	r2, r2, r1
 8000a20:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a24:	bfaf      	iteee	ge
 8000a26:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2a:	f000 000f 	andlt.w	r0, r0, #15
 8000a2e:	4b06      	ldrlt	r3, [pc, #24]	; (8000a48 <HAL_NVIC_SetPriority+0x64>)
 8000a30:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a32:	bfa5      	ittet	ge
 8000a34:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000a38:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000a40:	bd30      	pop	{r4, r5, pc}
 8000a42:	bf00      	nop
 8000a44:	e000ed00 	.word	0xe000ed00
 8000a48:	e000ed14 	.word	0xe000ed14

08000a4c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000a4c:	0942      	lsrs	r2, r0, #5
 8000a4e:	2301      	movs	r3, #1
 8000a50:	f000 001f 	and.w	r0, r0, #31
 8000a54:	fa03 f000 	lsl.w	r0, r3, r0
 8000a58:	4b01      	ldr	r3, [pc, #4]	; (8000a60 <HAL_NVIC_EnableIRQ+0x14>)
 8000a5a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000a5e:	4770      	bx	lr
 8000a60:	e000e100 	.word	0xe000e100

08000a64 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a64:	3801      	subs	r0, #1
 8000a66:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a6a:	d20a      	bcs.n	8000a82 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a6c:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6e:	4a07      	ldr	r2, [pc, #28]	; (8000a8c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a70:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a72:	21f0      	movs	r1, #240	; 0xf0
 8000a74:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a78:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a7c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a82:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000e010 	.word	0xe000e010
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a94:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a96:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a98:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000c48 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a9c:	4a68      	ldr	r2, [pc, #416]	; (8000c40 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a9e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000c4c <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aa2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000aa4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000aa6:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aaa:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000aac:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ab0:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000ab4:	45b6      	cmp	lr, r6
 8000ab6:	f040 80ae 	bne.w	8000c16 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aba:	684c      	ldr	r4, [r1, #4]
 8000abc:	f024 0710 	bic.w	r7, r4, #16
 8000ac0:	2f02      	cmp	r7, #2
 8000ac2:	d116      	bne.n	8000af2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000ac4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000ac8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000acc:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000ad0:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ad4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000ad8:	f04f 0c0f 	mov.w	ip, #15
 8000adc:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000ae0:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ae4:	690d      	ldr	r5, [r1, #16]
 8000ae6:	fa05 f50b 	lsl.w	r5, r5, fp
 8000aea:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000aee:	f8ca 5020 	str.w	r5, [sl, #32]
 8000af2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000af6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000af8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000afc:	fa05 f50a 	lsl.w	r5, r5, sl
 8000b00:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b02:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b06:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b0a:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b0e:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b10:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b14:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000b16:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b1a:	d811      	bhi.n	8000b40 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000b1c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b1e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b22:	68cf      	ldr	r7, [r1, #12]
 8000b24:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000b28:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000b2c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b2e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b30:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b34:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000b38:	409f      	lsls	r7, r3
 8000b3a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000b3e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b40:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b42:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b44:	688f      	ldr	r7, [r1, #8]
 8000b46:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b4a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000b4c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b4e:	00e5      	lsls	r5, r4, #3
 8000b50:	d561      	bpl.n	8000c16 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b52:	f04f 0b00 	mov.w	fp, #0
 8000b56:	f8cd b00c 	str.w	fp, [sp, #12]
 8000b5a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b5e:	4d39      	ldr	r5, [pc, #228]	; (8000c44 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b60:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000b64:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000b68:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000b6c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000b70:	9703      	str	r7, [sp, #12]
 8000b72:	9f03      	ldr	r7, [sp, #12]
 8000b74:	f023 0703 	bic.w	r7, r3, #3
 8000b78:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000b7c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b80:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000b84:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b88:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000b8c:	f04f 0e0f 	mov.w	lr, #15
 8000b90:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b94:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b96:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b9a:	d043      	beq.n	8000c24 <HAL_GPIO_Init+0x194>
 8000b9c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ba0:	42a8      	cmp	r0, r5
 8000ba2:	d041      	beq.n	8000c28 <HAL_GPIO_Init+0x198>
 8000ba4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ba8:	42a8      	cmp	r0, r5
 8000baa:	d03f      	beq.n	8000c2c <HAL_GPIO_Init+0x19c>
 8000bac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bb0:	42a8      	cmp	r0, r5
 8000bb2:	d03d      	beq.n	8000c30 <HAL_GPIO_Init+0x1a0>
 8000bb4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bb8:	42a8      	cmp	r0, r5
 8000bba:	d03b      	beq.n	8000c34 <HAL_GPIO_Init+0x1a4>
 8000bbc:	4548      	cmp	r0, r9
 8000bbe:	d03b      	beq.n	8000c38 <HAL_GPIO_Init+0x1a8>
 8000bc0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000bc4:	42a8      	cmp	r0, r5
 8000bc6:	d039      	beq.n	8000c3c <HAL_GPIO_Init+0x1ac>
 8000bc8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bcc:	42a8      	cmp	r0, r5
 8000bce:	bf14      	ite	ne
 8000bd0:	2508      	movne	r5, #8
 8000bd2:	2507      	moveq	r5, #7
 8000bd4:	fa05 f50c 	lsl.w	r5, r5, ip
 8000bd8:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bdc:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000bde:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000be0:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000be2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000be6:	bf0c      	ite	eq
 8000be8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000bea:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000bec:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000bee:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bf0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000bf4:	bf0c      	ite	eq
 8000bf6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000bf8:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000bfa:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bfc:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bfe:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000c02:	bf0c      	ite	eq
 8000c04:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c06:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000c08:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000c0a:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c0c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000c0e:	bf54      	ite	pl
 8000c10:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000c12:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000c14:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c16:	3301      	adds	r3, #1
 8000c18:	2b10      	cmp	r3, #16
 8000c1a:	f47f af44 	bne.w	8000aa6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000c1e:	b005      	add	sp, #20
 8000c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c24:	465d      	mov	r5, fp
 8000c26:	e7d5      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c28:	2501      	movs	r5, #1
 8000c2a:	e7d3      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c2c:	2502      	movs	r5, #2
 8000c2e:	e7d1      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c30:	2503      	movs	r5, #3
 8000c32:	e7cf      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c34:	2504      	movs	r5, #4
 8000c36:	e7cd      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c38:	2505      	movs	r5, #5
 8000c3a:	e7cb      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c3c:	2506      	movs	r5, #6
 8000c3e:	e7c9      	b.n	8000bd4 <HAL_GPIO_Init+0x144>
 8000c40:	40013c00 	.word	0x40013c00
 8000c44:	40020000 	.word	0x40020000
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40021400 	.word	0x40021400

08000c50 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c50:	6903      	ldr	r3, [r0, #16]
 8000c52:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000c54:	bf14      	ite	ne
 8000c56:	2001      	movne	r0, #1
 8000c58:	2000      	moveq	r0, #0
 8000c5a:	4770      	bx	lr

08000c5c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c5c:	b10a      	cbz	r2, 8000c62 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c5e:	6181      	str	r1, [r0, #24]
 8000c60:	4770      	bx	lr
 8000c62:	0409      	lsls	r1, r1, #16
 8000c64:	e7fb      	b.n	8000c5e <HAL_GPIO_WritePin+0x2>
	...

08000c68 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c68:	6803      	ldr	r3, [r0, #0]
{
 8000c6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000c6c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c6e:	07d8      	lsls	r0, r3, #31
 8000c70:	d43b      	bmi.n	8000cea <HAL_RCC_OscConfig+0x82>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c72:	6823      	ldr	r3, [r4, #0]
 8000c74:	0799      	lsls	r1, r3, #30
 8000c76:	f100 8086 	bmi.w	8000d86 <HAL_RCC_OscConfig+0x11e>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c7a:	6823      	ldr	r3, [r4, #0]
 8000c7c:	071e      	lsls	r6, r3, #28
 8000c7e:	f100 80d1 	bmi.w	8000e24 <HAL_RCC_OscConfig+0x1bc>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c82:	6823      	ldr	r3, [r4, #0]
 8000c84:	075d      	lsls	r5, r3, #29
 8000c86:	d52a      	bpl.n	8000cde <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	9301      	str	r3, [sp, #4]
 8000c8c:	4b8e      	ldr	r3, [pc, #568]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000c8e:	4d8f      	ldr	r5, [pc, #572]	; (8000ecc <HAL_RCC_OscConfig+0x264>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8000c90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c92:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c96:	641a      	str	r2, [r3, #64]	; 0x40
 8000c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9e:	9301      	str	r3, [sp, #4]
 8000ca0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8000ca2:	682b      	ldr	r3, [r5, #0]
 8000ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca8:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8000caa:	f7ff fac3 	bl	8000234 <HAL_GetTick>
 8000cae:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000cb0:	682b      	ldr	r3, [r5, #0]
 8000cb2:	05da      	lsls	r2, r3, #23
 8000cb4:	f140 80d8 	bpl.w	8000e68 <HAL_RCC_OscConfig+0x200>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cb8:	68a3      	ldr	r3, [r4, #8]
 8000cba:	4d83      	ldr	r5, [pc, #524]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	f040 80da 	bne.w	8000e76 <HAL_RCC_OscConfig+0x20e>
 8000cc2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cca:	f7ff fab3 	bl	8000234 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cce:	4d7e      	ldr	r5, [pc, #504]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
      tickstart = HAL_GetTick();
 8000cd0:	4606      	mov	r6, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cd2:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cd6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000cd8:	079b      	lsls	r3, r3, #30
 8000cda:	f140 80ed 	bpl.w	8000eb8 <HAL_RCC_OscConfig+0x250>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cde:	69a2      	ldr	r2, [r4, #24]
 8000ce0:	2a00      	cmp	r2, #0
 8000ce2:	f040 80f9 	bne.w	8000ed8 <HAL_RCC_OscConfig+0x270>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	e015      	b.n	8000d16 <HAL_RCC_OscConfig+0xae>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000cea:	4b77      	ldr	r3, [pc, #476]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	f002 020c 	and.w	r2, r2, #12
 8000cf2:	2a04      	cmp	r2, #4
 8000cf4:	d007      	beq.n	8000d06 <HAL_RCC_OscConfig+0x9e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cf6:	689a      	ldr	r2, [r3, #8]
 8000cf8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000cfc:	2a08      	cmp	r2, #8
 8000cfe:	d10c      	bne.n	8000d1a <HAL_RCC_OscConfig+0xb2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	025a      	lsls	r2, r3, #9
 8000d04:	d509      	bpl.n	8000d1a <HAL_RCC_OscConfig+0xb2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d06:	4b70      	ldr	r3, [pc, #448]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	039b      	lsls	r3, r3, #14
 8000d0c:	d5b1      	bpl.n	8000c72 <HAL_RCC_OscConfig+0xa>
 8000d0e:	6863      	ldr	r3, [r4, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d1ae      	bne.n	8000c72 <HAL_RCC_OscConfig+0xa>
        return HAL_ERROR;
 8000d14:	2001      	movs	r0, #1
}
 8000d16:	b003      	add	sp, #12
 8000d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d1a:	6863      	ldr	r3, [r4, #4]
 8000d1c:	4d6a      	ldr	r5, [pc, #424]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
 8000d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d22:	d111      	bne.n	8000d48 <HAL_RCC_OscConfig+0xe0>
 8000d24:	682b      	ldr	r3, [r5, #0]
 8000d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d2a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d2c:	f7ff fa82 	bl	8000234 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d30:	4d65      	ldr	r5, [pc, #404]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
        tickstart = HAL_GetTick();
 8000d32:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d34:	682b      	ldr	r3, [r5, #0]
 8000d36:	039f      	lsls	r7, r3, #14
 8000d38:	d49b      	bmi.n	8000c72 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d3a:	f7ff fa7b 	bl	8000234 <HAL_GetTick>
 8000d3e:	1b80      	subs	r0, r0, r6
 8000d40:	2864      	cmp	r0, #100	; 0x64
 8000d42:	d9f7      	bls.n	8000d34 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8000d44:	2003      	movs	r0, #3
 8000d46:	e7e6      	b.n	8000d16 <HAL_RCC_OscConfig+0xae>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d4c:	d104      	bne.n	8000d58 <HAL_RCC_OscConfig+0xf0>
 8000d4e:	682b      	ldr	r3, [r5, #0]
 8000d50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d54:	602b      	str	r3, [r5, #0]
 8000d56:	e7e5      	b.n	8000d24 <HAL_RCC_OscConfig+0xbc>
 8000d58:	682a      	ldr	r2, [r5, #0]
 8000d5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d5e:	602a      	str	r2, [r5, #0]
 8000d60:	682a      	ldr	r2, [r5, #0]
 8000d62:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000d66:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1df      	bne.n	8000d2c <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fa62 	bl	8000234 <HAL_GetTick>
 8000d70:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d72:	682b      	ldr	r3, [r5, #0]
 8000d74:	0398      	lsls	r0, r3, #14
 8000d76:	f57f af7c 	bpl.w	8000c72 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d7a:	f7ff fa5b 	bl	8000234 <HAL_GetTick>
 8000d7e:	1b80      	subs	r0, r0, r6
 8000d80:	2864      	cmp	r0, #100	; 0x64
 8000d82:	d9f6      	bls.n	8000d72 <HAL_RCC_OscConfig+0x10a>
 8000d84:	e7de      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000d86:	4b50      	ldr	r3, [pc, #320]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
 8000d88:	689a      	ldr	r2, [r3, #8]
 8000d8a:	f012 0f0c 	tst.w	r2, #12
 8000d8e:	d007      	beq.n	8000da0 <HAL_RCC_OscConfig+0x138>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000d96:	2a08      	cmp	r2, #8
 8000d98:	d116      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x160>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	0259      	lsls	r1, r3, #9
 8000d9e:	d413      	bmi.n	8000dc8 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000da0:	4b49      	ldr	r3, [pc, #292]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	0792      	lsls	r2, r2, #30
 8000da6:	d502      	bpl.n	8000dae <HAL_RCC_OscConfig+0x146>
 8000da8:	68e2      	ldr	r2, [r4, #12]
 8000daa:	2a01      	cmp	r2, #1
 8000dac:	d1b2      	bne.n	8000d14 <HAL_RCC_OscConfig+0xac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dae:	6818      	ldr	r0, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	22f8      	movs	r2, #248	; 0xf8
 8000db2:	fa92 f2a2 	rbit	r2, r2
 8000db6:	fab2 f182 	clz	r1, r2
 8000dba:	6922      	ldr	r2, [r4, #16]
 8000dbc:	408a      	lsls	r2, r1
 8000dbe:	f020 01f8 	bic.w	r1, r0, #248	; 0xf8
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc6:	e758      	b.n	8000c7a <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000dc8:	68e2      	ldr	r2, [r4, #12]
 8000dca:	4b41      	ldr	r3, [pc, #260]	; (8000ed0 <HAL_RCC_OscConfig+0x268>)
 8000dcc:	b1da      	cbz	r2, 8000e06 <HAL_RCC_OscConfig+0x19e>
        __HAL_RCC_HSI_ENABLE();
 8000dce:	2201      	movs	r2, #1
 8000dd0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dd2:	f7ff fa2f 	bl	8000234 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd6:	4d3c      	ldr	r5, [pc, #240]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
        tickstart = HAL_GetTick();
 8000dd8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dda:	682b      	ldr	r3, [r5, #0]
 8000ddc:	079b      	lsls	r3, r3, #30
 8000dde:	d50c      	bpl.n	8000dfa <HAL_RCC_OscConfig+0x192>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000de0:	6829      	ldr	r1, [r5, #0]
 8000de2:	23f8      	movs	r3, #248	; 0xf8
 8000de4:	fa93 f3a3 	rbit	r3, r3
 8000de8:	fab3 f283 	clz	r2, r3
 8000dec:	6923      	ldr	r3, [r4, #16]
 8000dee:	4093      	lsls	r3, r2
 8000df0:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000df4:	4313      	orrs	r3, r2
 8000df6:	602b      	str	r3, [r5, #0]
 8000df8:	e73f      	b.n	8000c7a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dfa:	f7ff fa1b 	bl	8000234 <HAL_GetTick>
 8000dfe:	1b80      	subs	r0, r0, r6
 8000e00:	2802      	cmp	r0, #2
 8000e02:	d9ea      	bls.n	8000dda <HAL_RCC_OscConfig+0x172>
 8000e04:	e79e      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
        __HAL_RCC_HSI_DISABLE();
 8000e06:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e08:	f7ff fa14 	bl	8000234 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0c:	4d2e      	ldr	r5, [pc, #184]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
        tickstart = HAL_GetTick();
 8000e0e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e10:	682b      	ldr	r3, [r5, #0]
 8000e12:	079f      	lsls	r7, r3, #30
 8000e14:	f57f af31 	bpl.w	8000c7a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e18:	f7ff fa0c 	bl	8000234 <HAL_GetTick>
 8000e1c:	1b80      	subs	r0, r0, r6
 8000e1e:	2802      	cmp	r0, #2
 8000e20:	d9f6      	bls.n	8000e10 <HAL_RCC_OscConfig+0x1a8>
 8000e22:	e78f      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000e24:	6962      	ldr	r2, [r4, #20]
 8000e26:	4b2b      	ldr	r3, [pc, #172]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e28:	b17a      	cbz	r2, 8000e4a <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_LSI_ENABLE();
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e2e:	f7ff fa01 	bl	8000234 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e32:	4d25      	ldr	r5, [pc, #148]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
      tickstart = HAL_GetTick();
 8000e34:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e36:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e38:	0798      	lsls	r0, r3, #30
 8000e3a:	f53f af22 	bmi.w	8000c82 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e3e:	f7ff f9f9 	bl	8000234 <HAL_GetTick>
 8000e42:	1b80      	subs	r0, r0, r6
 8000e44:	2802      	cmp	r0, #2
 8000e46:	d9f6      	bls.n	8000e36 <HAL_RCC_OscConfig+0x1ce>
 8000e48:	e77c      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
      __HAL_RCC_LSI_DISABLE();
 8000e4a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e4c:	f7ff f9f2 	bl	8000234 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e50:	4d1d      	ldr	r5, [pc, #116]	; (8000ec8 <HAL_RCC_OscConfig+0x260>)
      tickstart = HAL_GetTick();
 8000e52:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e54:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e56:	0799      	lsls	r1, r3, #30
 8000e58:	f57f af13 	bpl.w	8000c82 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e5c:	f7ff f9ea 	bl	8000234 <HAL_GetTick>
 8000e60:	1b80      	subs	r0, r0, r6
 8000e62:	2802      	cmp	r0, #2
 8000e64:	d9f6      	bls.n	8000e54 <HAL_RCC_OscConfig+0x1ec>
 8000e66:	e76d      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000e68:	f7ff f9e4 	bl	8000234 <HAL_GetTick>
 8000e6c:	1b80      	subs	r0, r0, r6
 8000e6e:	2802      	cmp	r0, #2
 8000e70:	f67f af1e 	bls.w	8000cb0 <HAL_RCC_OscConfig+0x48>
 8000e74:	e766      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e76:	2b05      	cmp	r3, #5
 8000e78:	d104      	bne.n	8000e84 <HAL_RCC_OscConfig+0x21c>
 8000e7a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	672b      	str	r3, [r5, #112]	; 0x70
 8000e82:	e71e      	b.n	8000cc2 <HAL_RCC_OscConfig+0x5a>
 8000e84:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000e86:	f022 0201 	bic.w	r2, r2, #1
 8000e8a:	672a      	str	r2, [r5, #112]	; 0x70
 8000e8c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000e8e:	f022 0204 	bic.w	r2, r2, #4
 8000e92:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f47f af18 	bne.w	8000cca <HAL_RCC_OscConfig+0x62>
      tickstart = HAL_GetTick();
 8000e9a:	f7ff f9cb 	bl	8000234 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e9e:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ea2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ea4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ea6:	0798      	lsls	r0, r3, #30
 8000ea8:	f57f af19 	bpl.w	8000cde <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eac:	f7ff f9c2 	bl	8000234 <HAL_GetTick>
 8000eb0:	1b80      	subs	r0, r0, r6
 8000eb2:	42b8      	cmp	r0, r7
 8000eb4:	d9f6      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x23c>
 8000eb6:	e745      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eb8:	f7ff f9bc 	bl	8000234 <HAL_GetTick>
 8000ebc:	1b80      	subs	r0, r0, r6
 8000ebe:	42b8      	cmp	r0, r7
 8000ec0:	f67f af09 	bls.w	8000cd6 <HAL_RCC_OscConfig+0x6e>
 8000ec4:	e73e      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
 8000ec6:	bf00      	nop
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	40007000 	.word	0x40007000
 8000ed0:	42470000 	.word	0x42470000
 8000ed4:	42470e80 	.word	0x42470e80
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000ed8:	4d2b      	ldr	r5, [pc, #172]	; (8000f88 <HAL_RCC_OscConfig+0x320>)
 8000eda:	68ab      	ldr	r3, [r5, #8]
 8000edc:	f003 030c 	and.w	r3, r3, #12
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	f43f af17 	beq.w	8000d14 <HAL_RCC_OscConfig+0xac>
 8000ee6:	4e29      	ldr	r6, [pc, #164]	; (8000f8c <HAL_RCC_OscConfig+0x324>)
 8000ee8:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eea:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000eec:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eee:	d13e      	bne.n	8000f6e <HAL_RCC_OscConfig+0x306>
        tickstart = HAL_GetTick();
 8000ef0:	f7ff f9a0 	bl	8000234 <HAL_GetTick>
 8000ef4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ef6:	682b      	ldr	r3, [r5, #0]
 8000ef8:	0199      	lsls	r1, r3, #6
 8000efa:	d432      	bmi.n	8000f62 <HAL_RCC_OscConfig+0x2fa>
 8000efc:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 8000f00:	fa97 f7a7 	rbit	r7, r7
 8000f04:	f44f 3240 	mov.w	r2, #196608	; 0x30000
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f08:	fab7 f787 	clz	r7, r7
 8000f0c:	fa92 f2a2 	rbit	r2, r2
 8000f10:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8000f14:	fab2 f082 	clz	r0, r2
 8000f18:	fa91 f1a1 	rbit	r1, r1
 8000f1c:	6a22      	ldr	r2, [r4, #32]
 8000f1e:	69e3      	ldr	r3, [r4, #28]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f24:	fa02 f707 	lsl.w	r7, r2, r7
 8000f28:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f2a:	0852      	lsrs	r2, r2, #1
 8000f2c:	3a01      	subs	r2, #1
 8000f2e:	4082      	lsls	r2, r0
 8000f30:	433b      	orrs	r3, r7
 8000f32:	4313      	orrs	r3, r2
 8000f34:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f36:	4c14      	ldr	r4, [pc, #80]	; (8000f88 <HAL_RCC_OscConfig+0x320>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f38:	fab1 f181 	clz	r1, r1
 8000f3c:	fa02 f101 	lsl.w	r1, r2, r1
 8000f40:	430b      	orrs	r3, r1
 8000f42:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000f44:	2301      	movs	r3, #1
 8000f46:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000f48:	f7ff f974 	bl	8000234 <HAL_GetTick>
 8000f4c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f4e:	6823      	ldr	r3, [r4, #0]
 8000f50:	019a      	lsls	r2, r3, #6
 8000f52:	f53f aec8 	bmi.w	8000ce6 <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f56:	f7ff f96d 	bl	8000234 <HAL_GetTick>
 8000f5a:	1b40      	subs	r0, r0, r5
 8000f5c:	2802      	cmp	r0, #2
 8000f5e:	d9f6      	bls.n	8000f4e <HAL_RCC_OscConfig+0x2e6>
 8000f60:	e6f0      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f62:	f7ff f967 	bl	8000234 <HAL_GetTick>
 8000f66:	1bc0      	subs	r0, r0, r7
 8000f68:	2802      	cmp	r0, #2
 8000f6a:	d9c4      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x28e>
 8000f6c:	e6ea      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
        tickstart = HAL_GetTick();
 8000f6e:	f7ff f961 	bl	8000234 <HAL_GetTick>
 8000f72:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f74:	682b      	ldr	r3, [r5, #0]
 8000f76:	019b      	lsls	r3, r3, #6
 8000f78:	f57f aeb5 	bpl.w	8000ce6 <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f7c:	f7ff f95a 	bl	8000234 <HAL_GetTick>
 8000f80:	1b00      	subs	r0, r0, r4
 8000f82:	2802      	cmp	r0, #2
 8000f84:	d9f6      	bls.n	8000f74 <HAL_RCC_OscConfig+0x30c>
 8000f86:	e6dd      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	42470060 	.word	0x42470060

08000f90 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000f90:	4a19      	ldr	r2, [pc, #100]	; (8000ff8 <HAL_RCC_GetSysClockFreq+0x68>)
 8000f92:	6893      	ldr	r3, [r2, #8]
 8000f94:	f003 030c 	and.w	r3, r3, #12
 8000f98:	2b04      	cmp	r3, #4
{
 8000f9a:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000f9c:	d003      	beq.n	8000fa6 <HAL_RCC_GetSysClockFreq+0x16>
 8000f9e:	2b08      	cmp	r3, #8
 8000fa0:	d003      	beq.n	8000faa <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000fa2:	4816      	ldr	r0, [pc, #88]	; (8000ffc <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000fa4:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8000fa6:	4816      	ldr	r0, [pc, #88]	; (8001000 <HAL_RCC_GetSysClockFreq+0x70>)
 8000fa8:	bd10      	pop	{r4, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000faa:	6851      	ldr	r1, [r2, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000fac:	6853      	ldr	r3, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000fae:	f001 013f 	and.w	r1, r1, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000fb2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000fb6:	f647 74c0 	movw	r4, #32704	; 0x7fc0
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000fba:	6853      	ldr	r3, [r2, #4]
 8000fbc:	fa94 f0a4 	rbit	r0, r4
 8000fc0:	fab0 f080 	clz	r0, r0
 8000fc4:	ea03 0304 	and.w	r3, r3, r4
 8000fc8:	fa23 f300 	lsr.w	r3, r3, r0
 8000fcc:	bf14      	ite	ne
 8000fce:	480c      	ldrne	r0, [pc, #48]	; (8001000 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000fd0:	480a      	ldreq	r0, [pc, #40]	; (8000ffc <HAL_RCC_GetSysClockFreq+0x6c>)
 8000fd2:	fbb0 f0f1 	udiv	r0, r0, r1
 8000fd6:	4358      	muls	r0, r3
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000fd8:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <HAL_RCC_GetSysClockFreq+0x68>)
 8000fda:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	fa92 f2a2 	rbit	r2, r2
 8000fe4:	fab2 f282 	clz	r2, r2
 8000fe8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fec:	40d3      	lsrs	r3, r2
 8000fee:	3301      	adds	r3, #1
 8000ff0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000ff2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ff6:	bd10      	pop	{r4, pc}
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	00f42400 	.word	0x00f42400
 8001000:	007a1200 	.word	0x007a1200

08001004 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001004:	4b56      	ldr	r3, [pc, #344]	; (8001160 <HAL_RCC_ClockConfig+0x15c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	f002 020f 	and.w	r2, r2, #15
 800100c:	428a      	cmp	r2, r1
{
 800100e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001012:	4605      	mov	r5, r0
 8001014:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001016:	d330      	bcc.n	800107a <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001018:	682a      	ldr	r2, [r5, #0]
 800101a:	0794      	lsls	r4, r2, #30
 800101c:	d437      	bmi.n	800108e <HAL_RCC_ClockConfig+0x8a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800101e:	07d0      	lsls	r0, r2, #31
 8001020:	d43d      	bmi.n	800109e <HAL_RCC_ClockConfig+0x9a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001022:	4b4f      	ldr	r3, [pc, #316]	; (8001160 <HAL_RCC_ClockConfig+0x15c>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	f002 020f 	and.w	r2, r2, #15
 800102a:	4296      	cmp	r6, r2
 800102c:	f0c0 8088 	bcc.w	8001140 <HAL_RCC_ClockConfig+0x13c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001030:	682a      	ldr	r2, [r5, #0]
 8001032:	0751      	lsls	r1, r2, #29
 8001034:	f100 808c 	bmi.w	8001150 <HAL_RCC_ClockConfig+0x14c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001038:	0713      	lsls	r3, r2, #28
 800103a:	d507      	bpl.n	800104c <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800103c:	4a49      	ldr	r2, [pc, #292]	; (8001164 <HAL_RCC_ClockConfig+0x160>)
 800103e:	6929      	ldr	r1, [r5, #16]
 8001040:	6893      	ldr	r3, [r2, #8]
 8001042:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001046:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800104a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800104c:	f7ff ffa0 	bl	8000f90 <HAL_RCC_GetSysClockFreq>
 8001050:	4b44      	ldr	r3, [pc, #272]	; (8001164 <HAL_RCC_ClockConfig+0x160>)
 8001052:	22f0      	movs	r2, #240	; 0xf0
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	fa92 f2a2 	rbit	r2, r2
 800105a:	fab2 f282 	clz	r2, r2
 800105e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001062:	40d3      	lsrs	r3, r2
 8001064:	4a40      	ldr	r2, [pc, #256]	; (8001168 <HAL_RCC_ClockConfig+0x164>)
 8001066:	5cd3      	ldrb	r3, [r2, r3]
 8001068:	40d8      	lsrs	r0, r3
 800106a:	4b40      	ldr	r3, [pc, #256]	; (800116c <HAL_RCC_ClockConfig+0x168>)
 800106c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800106e:	2000      	movs	r0, #0
 8001070:	f7ff f8aa 	bl	80001c8 <HAL_InitTick>
  return HAL_OK;
 8001074:	2000      	movs	r0, #0
}
 8001076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107a:	b2ca      	uxtb	r2, r1
 800107c:	701a      	strb	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	4299      	cmp	r1, r3
 8001086:	d0c7      	beq.n	8001018 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001088:	2001      	movs	r0, #1
 800108a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800108e:	4935      	ldr	r1, [pc, #212]	; (8001164 <HAL_RCC_ClockConfig+0x160>)
 8001090:	68a8      	ldr	r0, [r5, #8]
 8001092:	688b      	ldr	r3, [r1, #8]
 8001094:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001098:	4303      	orrs	r3, r0
 800109a:	608b      	str	r3, [r1, #8]
 800109c:	e7bf      	b.n	800101e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800109e:	686a      	ldr	r2, [r5, #4]
 80010a0:	4b30      	ldr	r3, [pc, #192]	; (8001164 <HAL_RCC_ClockConfig+0x160>)
 80010a2:	2a01      	cmp	r2, #1
 80010a4:	d11e      	bne.n	80010e4 <HAL_RCC_ClockConfig+0xe0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ac:	d0ec      	beq.n	8001088 <HAL_RCC_ClockConfig+0x84>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010ae:	4c2d      	ldr	r4, [pc, #180]	; (8001164 <HAL_RCC_ClockConfig+0x160>)
 80010b0:	68a3      	ldr	r3, [r4, #8]
 80010b2:	f023 0303 	bic.w	r3, r3, #3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80010ba:	f7ff f8bb 	bl	8000234 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010be:	686b      	ldr	r3, [r5, #4]
 80010c0:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 80010c2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010c4:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010c8:	d116      	bne.n	80010f8 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80010ca:	68a3      	ldr	r3, [r4, #8]
 80010cc:	f003 030c 	and.w	r3, r3, #12
 80010d0:	2b04      	cmp	r3, #4
 80010d2:	d0a6      	beq.n	8001022 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d4:	f7ff f8ae 	bl	8000234 <HAL_GetTick>
 80010d8:	1bc0      	subs	r0, r0, r7
 80010da:	4540      	cmp	r0, r8
 80010dc:	d9f5      	bls.n	80010ca <HAL_RCC_ClockConfig+0xc6>
          return HAL_TIMEOUT;
 80010de:	2003      	movs	r0, #3
 80010e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80010e4:	1e91      	subs	r1, r2, #2
 80010e6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010e8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80010ea:	d802      	bhi.n	80010f2 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010ec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80010f0:	e7dc      	b.n	80010ac <HAL_RCC_ClockConfig+0xa8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f2:	f013 0f02 	tst.w	r3, #2
 80010f6:	e7d9      	b.n	80010ac <HAL_RCC_ClockConfig+0xa8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d10a      	bne.n	8001112 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010fc:	68a3      	ldr	r3, [r4, #8]
 80010fe:	f003 030c 	and.w	r3, r3, #12
 8001102:	2b08      	cmp	r3, #8
 8001104:	d08d      	beq.n	8001022 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001106:	f7ff f895 	bl	8000234 <HAL_GetTick>
 800110a:	1bc0      	subs	r0, r0, r7
 800110c:	4540      	cmp	r0, r8
 800110e:	d9f5      	bls.n	80010fc <HAL_RCC_ClockConfig+0xf8>
 8001110:	e7e5      	b.n	80010de <HAL_RCC_ClockConfig+0xda>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8001112:	2b03      	cmp	r3, #3
 8001114:	d10f      	bne.n	8001136 <HAL_RCC_ClockConfig+0x132>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001116:	68a3      	ldr	r3, [r4, #8]
 8001118:	f003 030c 	and.w	r3, r3, #12
 800111c:	2b0c      	cmp	r3, #12
 800111e:	d080      	beq.n	8001022 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001120:	f7ff f888 	bl	8000234 <HAL_GetTick>
 8001124:	1bc0      	subs	r0, r0, r7
 8001126:	4540      	cmp	r0, r8
 8001128:	d9f5      	bls.n	8001116 <HAL_RCC_ClockConfig+0x112>
 800112a:	e7d8      	b.n	80010de <HAL_RCC_ClockConfig+0xda>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800112c:	f7ff f882 	bl	8000234 <HAL_GetTick>
 8001130:	1bc0      	subs	r0, r0, r7
 8001132:	4540      	cmp	r0, r8
 8001134:	d8d3      	bhi.n	80010de <HAL_RCC_ClockConfig+0xda>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001136:	68a3      	ldr	r3, [r4, #8]
 8001138:	f013 0f0c 	tst.w	r3, #12
 800113c:	d1f6      	bne.n	800112c <HAL_RCC_ClockConfig+0x128>
 800113e:	e770      	b.n	8001022 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001140:	b2f2      	uxtb	r2, r6
 8001142:	701a      	strb	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	429e      	cmp	r6, r3
 800114c:	d19c      	bne.n	8001088 <HAL_RCC_ClockConfig+0x84>
 800114e:	e76f      	b.n	8001030 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001150:	4904      	ldr	r1, [pc, #16]	; (8001164 <HAL_RCC_ClockConfig+0x160>)
 8001152:	68e8      	ldr	r0, [r5, #12]
 8001154:	688b      	ldr	r3, [r1, #8]
 8001156:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800115a:	4303      	orrs	r3, r0
 800115c:	608b      	str	r3, [r1, #8]
 800115e:	e76b      	b.n	8001038 <HAL_RCC_ClockConfig+0x34>
 8001160:	40023c00 	.word	0x40023c00
 8001164:	40023800 	.word	0x40023800
 8001168:	08001614 	.word	0x08001614
 800116c:	20000004 	.word	0x20000004

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b530      	push	{r4, r5, lr}
 8001172:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001174:	2230      	movs	r2, #48	; 0x30
 8001176:	2100      	movs	r1, #0
 8001178:	a808      	add	r0, sp, #32
 800117a:	f000 fa37 	bl	80015ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800117e:	2100      	movs	r1, #0
 8001180:	2214      	movs	r2, #20
 8001182:	a803      	add	r0, sp, #12
 8001184:	f000 fa32 	bl	80015ec <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2400      	movs	r4, #0
 800118a:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <SystemClock_Config+0x8c>)
 800118c:	9401      	str	r4, [sp, #4]
 800118e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001190:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001194:	641a      	str	r2, [r3, #64]	; 0x40
 8001196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a0:	4b17      	ldr	r3, [pc, #92]	; (8001200 <SystemClock_Config+0x90>)
 80011a2:	9402      	str	r4, [sp, #8]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b6:	2301      	movs	r3, #1
 80011b8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011be:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011c4:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011c6:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ca:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011cc:	2304      	movs	r3, #4
 80011ce:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011d0:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011d2:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d4:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011d6:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f7ff fd46 	bl	8000c68 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011dc:	230f      	movs	r3, #15
 80011de:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011e4:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011e6:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ec:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ee:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f0:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011f2:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011f4:	f7ff ff06 	bl	8001004 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80011f8:	b015      	add	sp, #84	; 0x54
 80011fa:	bd30      	pop	{r4, r5, pc}
 80011fc:	40023800 	.word	0x40023800
 8001200:	40007000 	.word	0x40007000

08001204 <LED_Switch>:
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
}

void LED_Switch(uint8_t led)
{
 8001204:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
{
 8001208:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800120a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800120e:	4818      	ldr	r0, [pc, #96]	; (8001270 <LED_Switch+0x6c>)
 8001210:	f7ff fd24 	bl	8000c5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800121a:	4815      	ldr	r0, [pc, #84]	; (8001270 <LED_Switch+0x6c>)
 800121c:	f7ff fd1e 	bl	8000c5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001220:	2200      	movs	r2, #0
 8001222:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001226:	4812      	ldr	r0, [pc, #72]	; (8001270 <LED_Switch+0x6c>)
 8001228:	f7ff fd18 	bl	8000c5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800122c:	4810      	ldr	r0, [pc, #64]	; (8001270 <LED_Switch+0x6c>)
 800122e:	2200      	movs	r2, #0
 8001230:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001234:	f7ff fd12 	bl	8000c5c <HAL_GPIO_WritePin>

	switch(led)
 8001238:	1e60      	subs	r0, r4, #1
 800123a:	2803      	cmp	r0, #3
 800123c:	d817      	bhi.n	800126e <LED_Switch+0x6a>
 800123e:	e8df f000 	tbb	[pc, r0]
 8001242:	0a02      	.short	0x0a02
 8001244:	120e      	.short	0x120e
	{
	case 1:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		break;
	case 3:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
		break;
	case 4:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 800124c:	4808      	ldr	r0, [pc, #32]	; (8001270 <LED_Switch+0x6c>)
		break;
	default:
		break;
	}
}
 800124e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8001252:	f7ff bd03 	b.w	8000c5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001256:	2201      	movs	r2, #1
 8001258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800125c:	e7f6      	b.n	800124c <LED_Switch+0x48>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800125e:	2201      	movs	r2, #1
 8001260:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001264:	e7f2      	b.n	800124c <LED_Switch+0x48>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800126c:	e7ee      	b.n	800124c <LED_Switch+0x48>
 800126e:	bd10      	pop	{r4, pc}
 8001270:	40020c00 	.word	0x40020c00

08001274 <CAN_FilterConfig>:

/* USER CODE BEGIN 4 */

void CAN_FilterConfig()
{
 8001274:	b500      	push	{lr}
 8001276:	b08b      	sub	sp, #44	; 0x2c
	CAN_FilterConfTypeDef filterConfig;

	filterConfig.BankNumber = 14;
 8001278:	230e      	movs	r3, #14
 800127a:	9309      	str	r3, [sp, #36]	; 0x24
	filterConfig.FilterActivation = ENABLE;
	filterConfig.FilterFIFOAssignment = 0;
	filterConfig.FilterIdHigh = 0x124 << 5;
 800127c:	f44f 5112 	mov.w	r1, #9344	; 0x2480
	filterConfig.FilterFIFOAssignment = 0;
 8001280:	2300      	movs	r3, #0
	filterConfig.FilterIdLow = 0x0000;
 8001282:	e88d 000a 	stmia.w	sp, {r1, r3}
	filterConfig.FilterMaskIdHigh = 0xFFE0;
 8001286:	f64f 71e0 	movw	r1, #65504	; 0xffe0
	filterConfig.FilterActivation = ENABLE;
 800128a:	2201      	movs	r2, #1
	filterConfig.FilterMaskIdHigh = 0xFFE0;
 800128c:	9102      	str	r1, [sp, #8]
	filterConfig.FilterMaskIdLow = 0x0000;
	filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
	filterConfig.FilterNumber = 0;
	filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;

	HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 800128e:	4806      	ldr	r0, [pc, #24]	; (80012a8 <CAN_FilterConfig+0x34>)
	filterConfig.FilterActivation = ENABLE;
 8001290:	9208      	str	r2, [sp, #32]
	HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 8001292:	4669      	mov	r1, sp
	filterConfig.FilterFIFOAssignment = 0;
 8001294:	9304      	str	r3, [sp, #16]
	filterConfig.FilterMaskIdLow = 0x0000;
 8001296:	9303      	str	r3, [sp, #12]
	filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001298:	9306      	str	r3, [sp, #24]
	filterConfig.FilterNumber = 0;
 800129a:	9305      	str	r3, [sp, #20]
	filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800129c:	9207      	str	r2, [sp, #28]
	HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 800129e:	f7fe ffdf 	bl	8000260 <HAL_CAN_ConfigFilter>
}
 80012a2:	b00b      	add	sp, #44	; 0x2c
 80012a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80012a8:	20000068 	.word	0x20000068

080012ac <main>:
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 80012b0:	f7fe ff9e 	bl	80001f0 <HAL_Init>
  SystemClock_Config();
 80012b4:	f7ff ff5c 	bl	8001170 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b8:	2214      	movs	r2, #20
 80012ba:	2100      	movs	r1, #0
 80012bc:	eb0d 0002 	add.w	r0, sp, r2
 80012c0:	f000 f994 	bl	80015ec <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012c4:	2500      	movs	r5, #0
 80012c6:	4b45      	ldr	r3, [pc, #276]	; (80013dc <main+0x130>)
 80012c8:	9501      	str	r5, [sp, #4]
 80012ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80012cc:	4844      	ldr	r0, [pc, #272]	; (80013e0 <main+0x134>)
		  if(myLEDVariable == 4)
 80012ce:	4e45      	ldr	r6, [pc, #276]	; (80013e4 <main+0x138>)
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 80012d0:	4f45      	ldr	r7, [pc, #276]	; (80013e8 <main+0x13c>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80012d6:	631a      	str	r2, [r3, #48]	; 0x30
 80012d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012da:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80012de:	9201      	str	r2, [sp, #4]
 80012e0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	9502      	str	r5, [sp, #8]
 80012e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012e6:	f042 0201 	orr.w	r2, r2, #1
 80012ea:	631a      	str	r2, [r3, #48]	; 0x30
 80012ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012ee:	f002 0201 	and.w	r2, r2, #1
 80012f2:	9202      	str	r2, [sp, #8]
 80012f4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	9503      	str	r5, [sp, #12]
 80012f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012fa:	f042 0208 	orr.w	r2, r2, #8
 80012fe:	631a      	str	r2, [r3, #48]	; 0x30
 8001300:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001302:	f002 0208 	and.w	r2, r2, #8
 8001306:	9203      	str	r2, [sp, #12]
 8001308:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130a:	9504      	str	r5, [sp, #16]
 800130c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800130e:	f042 0202 	orr.w	r2, r2, #2
 8001312:	631a      	str	r2, [r3, #48]	; 0x30
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800131a:	462a      	mov	r2, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800131e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001324:	2401      	movs	r4, #1
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001326:	f7ff fc99 	bl	8000c5c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132a:	a905      	add	r1, sp, #20
 800132c:	482e      	ldr	r0, [pc, #184]	; (80013e8 <main+0x13c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800132e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001330:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	f7ff fbac 	bl	8000a90 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001338:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800133a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001340:	4827      	ldr	r0, [pc, #156]	; (80013e0 <main+0x134>)
  hcan1.Instance = CAN1;
 8001342:	4c2a      	ldr	r4, [pc, #168]	; (80013ec <main+0x140>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001344:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800134a:	f7ff fba1 	bl	8000a90 <HAL_GPIO_Init>
  hcan1.Instance = CAN1;
 800134e:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <main+0x144>)
 8001350:	6023      	str	r3, [r4, #0]
  hcan1.pTxMsg = &myTxMessage;
 8001352:	4b28      	ldr	r3, [pc, #160]	; (80013f4 <main+0x148>)
 8001354:	6323      	str	r3, [r4, #48]	; 0x30
  hcan1.pRxMsg = &myRxMessage;
 8001356:	4b28      	ldr	r3, [pc, #160]	; (80013f8 <main+0x14c>)
 8001358:	6363      	str	r3, [r4, #52]	; 0x34
  hcan1.Init.Prescaler = 16;
 800135a:	2310      	movs	r3, #16
 800135c:	6063      	str	r3, [r4, #4]
  hcan1.Init.BS1 = CAN_BS1_4TQ;
 800135e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001362:	6123      	str	r3, [r4, #16]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001364:	4620      	mov	r0, r4
  hcan1.Init.BS2 = CAN_BS2_2TQ;
 8001366:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800136a:	6163      	str	r3, [r4, #20]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800136c:	60a5      	str	r5, [r4, #8]
  hcan1.Init.SJW = CAN_SJW_1TQ;
 800136e:	60e5      	str	r5, [r4, #12]
  hcan1.Init.TTCM = DISABLE;
 8001370:	61a5      	str	r5, [r4, #24]
  hcan1.Init.ABOM = DISABLE;
 8001372:	61e5      	str	r5, [r4, #28]
  hcan1.Init.AWUM = DISABLE;
 8001374:	6225      	str	r5, [r4, #32]
  hcan1.Init.NART = DISABLE;
 8001376:	6265      	str	r5, [r4, #36]	; 0x24
  hcan1.Init.RFLM = DISABLE;
 8001378:	62a5      	str	r5, [r4, #40]	; 0x28
  hcan1.Init.TXFP = DISABLE;
 800137a:	62e5      	str	r5, [r4, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800137c:	f7fe fff0 	bl	8000360 <HAL_CAN_Init>
  CAN_FilterConfig();
 8001380:	f7ff ff78 	bl	8001274 <CAN_FilterConfig>
  HAL_CAN_Receive_IT(&hcan1, CAN_FIFO0);	// because Rx0 interrupt enable
 8001384:	4629      	mov	r1, r5
 8001386:	4620      	mov	r0, r4
 8001388:	f7ff f950 	bl	800062c <HAL_CAN_Receive_IT>
  hcan1.pTxMsg->StdId = OwnID;
 800138c:	4a1b      	ldr	r2, [pc, #108]	; (80013fc <main+0x150>)
  hcan1.pTxMsg->IDE = CAN_ID_STD;
 800138e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hcan1.pTxMsg->StdId = OwnID;
 8001390:	8812      	ldrh	r2, [r2, #0]
 8001392:	601a      	str	r2, [r3, #0]
  hcan1.pTxMsg->DLC = 2;
 8001394:	2202      	movs	r2, #2
  hcan1.pTxMsg->IDE = CAN_ID_STD;
 8001396:	609d      	str	r5, [r3, #8]
  hcan1.pTxMsg->RTR = CAN_RTR_DATA;
 8001398:	60dd      	str	r5, [r3, #12]
  hcan1.pTxMsg->DLC = 2;
 800139a:	611a      	str	r2, [r3, #16]
 800139c:	4635      	mov	r5, r6
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 800139e:	2101      	movs	r1, #1
 80013a0:	4638      	mov	r0, r7
 80013a2:	f7ff fc55 	bl	8000c50 <HAL_GPIO_ReadPin>
 80013a6:	2800      	cmp	r0, #0
 80013a8:	d0f9      	beq.n	800139e <main+0xf2>
		  if(myLEDVariable == 4)
 80013aa:	7833      	ldrb	r3, [r6, #0]
 80013ac:	2b04      	cmp	r3, #4
			  myLEDVariable = 0;
 80013ae:	bf04      	itt	eq
 80013b0:	2300      	moveq	r3, #0
 80013b2:	7033      	strbeq	r3, [r6, #0]
		  LED_Switch(++myLEDVariable);
 80013b4:	7828      	ldrb	r0, [r5, #0]
 80013b6:	3001      	adds	r0, #1
 80013b8:	b2c0      	uxtb	r0, r0
 80013ba:	7028      	strb	r0, [r5, #0]
 80013bc:	f7ff ff22 	bl	8001204 <LED_Switch>
		  hcan1.pTxMsg->Data[0] = myLEDVariable;
 80013c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80013c2:	782a      	ldrb	r2, [r5, #0]
 80013c4:	751a      	strb	r2, [r3, #20]
		  hcan1.pTxMsg->Data[1] = 0x12;
 80013c6:	2212      	movs	r2, #18
 80013c8:	755a      	strb	r2, [r3, #21]
		  HAL_CAN_Transmit(&hcan1, 20);
 80013ca:	2114      	movs	r1, #20
 80013cc:	4807      	ldr	r0, [pc, #28]	; (80013ec <main+0x140>)
 80013ce:	f7ff f85d 	bl	800048c <HAL_CAN_Transmit>
		  HAL_Delay(300);
 80013d2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80013d6:	f7fe ff33 	bl	8000240 <HAL_Delay>
 80013da:	e7e0      	b.n	800139e <main+0xf2>
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020c00 	.word	0x40020c00
 80013e4:	200000ac 	.word	0x200000ac
 80013e8:	40020000 	.word	0x40020000
 80013ec:	20000068 	.word	0x20000068
 80013f0:	40006400 	.word	0x40006400
 80013f4:	20000048 	.word	0x20000048
 80013f8:	20000024 	.word	0x20000024
 80013fc:	20000000 	.word	0x20000000

08001400 <HAL_CAN_RxCpltCallback>:

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan)
{
 8001400:	b508      	push	{r3, lr}
	if(hcan->pRxMsg->StdId == RemoteID)
 8001402:	4a08      	ldr	r2, [pc, #32]	; (8001424 <HAL_CAN_RxCpltCallback+0x24>)
 8001404:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001406:	8812      	ldrh	r2, [r2, #0]
 8001408:	6819      	ldr	r1, [r3, #0]
 800140a:	4291      	cmp	r1, r2
 800140c:	d104      	bne.n	8001418 <HAL_CAN_RxCpltCallback+0x18>
	{
		myLEDVariable = hcan->pRxMsg->Data[0];
 800140e:	7d18      	ldrb	r0, [r3, #20]
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <HAL_CAN_RxCpltCallback+0x28>)
 8001412:	7018      	strb	r0, [r3, #0]
		LED_Switch(myLEDVariable);
 8001414:	f7ff fef6 	bl	8001204 <LED_Switch>
	}

	/* Start listining another CAN packet */
	HAL_CAN_Receive_IT(&hcan1, CAN_FIFO0);
 8001418:	2100      	movs	r1, #0
 800141a:	4804      	ldr	r0, [pc, #16]	; (800142c <HAL_CAN_RxCpltCallback+0x2c>)
}
 800141c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_CAN_Receive_IT(&hcan1, CAN_FIFO0);
 8001420:	f7ff b904 	b.w	800062c <HAL_CAN_Receive_IT>
 8001424:	20000002 	.word	0x20000002
 8001428:	200000ac 	.word	0x200000ac
 800142c:	20000068 	.word	0x20000068

08001430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001430:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <HAL_MspInit+0x34>)
 8001434:	2100      	movs	r1, #0
 8001436:	9100      	str	r1, [sp, #0]
 8001438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800143a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800143e:	645a      	str	r2, [r3, #68]	; 0x44
 8001440:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001442:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	9101      	str	r1, [sp, #4]
 800144c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800144e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001452:	641a      	str	r2, [r3, #64]	; 0x40
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145a:	9301      	str	r3, [sp, #4]
 800145c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800145e:	b002      	add	sp, #8
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40023800 	.word	0x40023800

08001468 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001468:	b510      	push	{r4, lr}
 800146a:	4604      	mov	r4, r0
 800146c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146e:	2214      	movs	r2, #20
 8001470:	2100      	movs	r1, #0
 8001472:	a803      	add	r0, sp, #12
 8001474:	f000 f8ba 	bl	80015ec <memset>
  if(hcan->Instance==CAN1)
 8001478:	6822      	ldr	r2, [r4, #0]
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <HAL_CAN_MspInit+0x74>)
 800147c:	429a      	cmp	r2, r3
 800147e:	d12b      	bne.n	80014d8 <HAL_CAN_MspInit+0x70>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001480:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8001484:	2400      	movs	r4, #0
 8001486:	9401      	str	r4, [sp, #4]
 8001488:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148a:	4815      	ldr	r0, [pc, #84]	; (80014e0 <HAL_CAN_MspInit+0x78>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800148c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001490:	641a      	str	r2, [r3, #64]	; 0x40
 8001492:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001494:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001498:	9201      	str	r2, [sp, #4]
 800149a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149c:	9402      	str	r4, [sp, #8]
 800149e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014a0:	f042 0202 	orr.w	r2, r2, #2
 80014a4:	631a      	str	r2, [r3, #48]	; 0x30
 80014a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	9302      	str	r3, [sp, #8]
 80014ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ba:	2303      	movs	r3, #3
 80014bc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014be:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80014c0:	2309      	movs	r3, #9
 80014c2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c4:	f7ff fae4 	bl	8000a90 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80014c8:	2014      	movs	r0, #20
 80014ca:	4622      	mov	r2, r4
 80014cc:	4621      	mov	r1, r4
 80014ce:	f7ff fa89 	bl	80009e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80014d2:	2014      	movs	r0, #20
 80014d4:	f7ff faba 	bl	8000a4c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80014d8:	b008      	add	sp, #32
 80014da:	bd10      	pop	{r4, pc}
 80014dc:	40006400 	.word	0x40006400
 80014e0:	40020400 	.word	0x40020400

080014e4 <NMI_Handler>:
 80014e4:	4770      	bx	lr

080014e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e6:	e7fe      	b.n	80014e6 <HardFault_Handler>

080014e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e8:	e7fe      	b.n	80014e8 <MemManage_Handler>

080014ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ea:	e7fe      	b.n	80014ea <BusFault_Handler>

080014ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ec:	e7fe      	b.n	80014ec <UsageFault_Handler>

080014ee <SVC_Handler>:
 80014ee:	4770      	bx	lr

080014f0 <DebugMon_Handler>:
 80014f0:	4770      	bx	lr

080014f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f2:	4770      	bx	lr

080014f4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014f4:	f7fe be96 	b.w	8000224 <HAL_IncTick>

080014f8 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014f8:	4801      	ldr	r0, [pc, #4]	; (8001500 <CAN1_RX0_IRQHandler+0x8>)
 80014fa:	f7ff b975 	b.w	80007e8 <HAL_CAN_IRQHandler>
 80014fe:	bf00      	nop
 8001500:	20000068 	.word	0x20000068

08001504 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001504:	490f      	ldr	r1, [pc, #60]	; (8001544 <SystemInit+0x40>)
 8001506:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800150a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800150e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <SystemInit+0x44>)
 8001514:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001516:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001518:	f042 0201 	orr.w	r2, r2, #1
 800151c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800151e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001526:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800152a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800152c:	4a07      	ldr	r2, [pc, #28]	; (800154c <SystemInit+0x48>)
 800152e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001536:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001538:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800153a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800153e:	608b      	str	r3, [r1, #8]
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	e000ed00 	.word	0xe000ed00
 8001548:	40023800 	.word	0x40023800
 800154c:	24003010 	.word	0x24003010

08001550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001588 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001554:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001556:	e003      	b.n	8001560 <LoopCopyDataInit>

08001558 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800155a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800155c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800155e:	3104      	adds	r1, #4

08001560 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001560:	480b      	ldr	r0, [pc, #44]	; (8001590 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001564:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001566:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001568:	d3f6      	bcc.n	8001558 <CopyDataInit>
  ldr  r2, =_sbss
 800156a:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800156c:	e002      	b.n	8001574 <LoopFillZerobss>

0800156e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800156e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001570:	f842 3b04 	str.w	r3, [r2], #4

08001574 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001576:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001578:	d3f9      	bcc.n	800156e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800157a:	f7ff ffc3 	bl	8001504 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800157e:	f000 f811 	bl	80015a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001582:	f7ff fe93 	bl	80012ac <main>
  bx  lr    
 8001586:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001588:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800158c:	0800162c 	.word	0x0800162c
  ldr  r0, =_sdata
 8001590:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001594:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8001598:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 800159c:	200000b0 	.word	0x200000b0

080015a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a0:	e7fe      	b.n	80015a0 <ADC_IRQHandler>
	...

080015a4 <__libc_init_array>:
 80015a4:	b570      	push	{r4, r5, r6, lr}
 80015a6:	4e0d      	ldr	r6, [pc, #52]	; (80015dc <__libc_init_array+0x38>)
 80015a8:	4c0d      	ldr	r4, [pc, #52]	; (80015e0 <__libc_init_array+0x3c>)
 80015aa:	1ba4      	subs	r4, r4, r6
 80015ac:	10a4      	asrs	r4, r4, #2
 80015ae:	2500      	movs	r5, #0
 80015b0:	42a5      	cmp	r5, r4
 80015b2:	d109      	bne.n	80015c8 <__libc_init_array+0x24>
 80015b4:	4e0b      	ldr	r6, [pc, #44]	; (80015e4 <__libc_init_array+0x40>)
 80015b6:	4c0c      	ldr	r4, [pc, #48]	; (80015e8 <__libc_init_array+0x44>)
 80015b8:	f000 f820 	bl	80015fc <_init>
 80015bc:	1ba4      	subs	r4, r4, r6
 80015be:	10a4      	asrs	r4, r4, #2
 80015c0:	2500      	movs	r5, #0
 80015c2:	42a5      	cmp	r5, r4
 80015c4:	d105      	bne.n	80015d2 <__libc_init_array+0x2e>
 80015c6:	bd70      	pop	{r4, r5, r6, pc}
 80015c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80015cc:	4798      	blx	r3
 80015ce:	3501      	adds	r5, #1
 80015d0:	e7ee      	b.n	80015b0 <__libc_init_array+0xc>
 80015d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80015d6:	4798      	blx	r3
 80015d8:	3501      	adds	r5, #1
 80015da:	e7f2      	b.n	80015c2 <__libc_init_array+0x1e>
 80015dc:	08001624 	.word	0x08001624
 80015e0:	08001624 	.word	0x08001624
 80015e4:	08001624 	.word	0x08001624
 80015e8:	08001628 	.word	0x08001628

080015ec <memset>:
 80015ec:	4402      	add	r2, r0
 80015ee:	4603      	mov	r3, r0
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d100      	bne.n	80015f6 <memset+0xa>
 80015f4:	4770      	bx	lr
 80015f6:	f803 1b01 	strb.w	r1, [r3], #1
 80015fa:	e7f9      	b.n	80015f0 <memset+0x4>

080015fc <_init>:
 80015fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fe:	bf00      	nop
 8001600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001602:	bc08      	pop	{r3}
 8001604:	469e      	mov	lr, r3
 8001606:	4770      	bx	lr

08001608 <_fini>:
 8001608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800160a:	bf00      	nop
 800160c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800160e:	bc08      	pop	{r3}
 8001610:	469e      	mov	lr, r3
 8001612:	4770      	bx	lr
