#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May  8 13:07:47 2023
# Process ID: 5784
# Current directory: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17412 C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_PWB-continued\PWF_PWB-continued.xpr
# Log file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/vivado.log
# Journal file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued'
INFO: [Project 1-313] Project file moved from 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/PWF_PWB-continued' since last save.
ERROR: [Runs 36-378] The checkpoint 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/utils_1/imports/synth_1/PWF_complete.dcp' was created with 'Vivado v2022.2 (64-bit)', and cannot be opened in this version.
create_project PWF_2020 C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/new
add_files -norecurse -scan_for_includes {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Decoder_4to16.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PortReg8x8.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PWB_full.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Program_count.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/MUX_MR.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/InstructionRegister.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/full_add.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux_16x1_rev2.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/ALU.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/ZeroFiller.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux4to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Decoder_2to4.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/SignExtender.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/function_unit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/full_adder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux2to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux2to1_n-bit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PWF_complete.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/4_input_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Black_box_datapath.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Decoder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/registerR16.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/RAM_16x256.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Shifter.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/D_FF_EN_RESET.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/InstructionDecoderController.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/top_module_RF.vhd}
import_files -norecurse {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Decoder_4to16.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PortReg8x8.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PWB_full.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Program_count.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/MUX_MR.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/InstructionRegister.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/full_add.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux_16x1_rev2.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/ALU.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/ZeroFiller.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux4to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Decoder_2to4.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/SignExtender.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/function_unit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/full_adder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux2to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/mux2to1_n-bit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PWF_complete.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/4_input_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Black_box_datapath.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Decoder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/registerR16.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/RAM_16x256.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/Shifter.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/D_FF_EN_RESET.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/InstructionDecoderController.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/top_module_RF.vhd}
close [ open C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/new/df.vhd w ]
add_files C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/new/df.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/constrs_1/Nexys-4-DDR-Master.xdc
import_files -fileset constrs_1 C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/constrs_1/Nexys-4-DDR-Master.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sim_1/new/PWF_TB.vhd
import_files -fileset sim_1 -norecurse C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sim_1/new/PWF_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/new/df.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/new/df.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  8 13:11:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Mon May  8 13:11:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  8 13:18:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Mon May  8 13:18:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.773 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C62BA
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  8 13:42:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Mon May  8 13:42:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  8 13:43:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Mon May  8 13:43:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  8 13:49:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Mon May  8 13:49:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_2020\PWF_2020.srcs\sources_1\imports\new\RAM_16x256.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_2020\PWF_2020.srcs\sources_1\imports\new\PortReg8x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_2020\PWF_2020.srcs\sources_1\imports\new\PWF_complete.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_2020\PWF_2020.srcs\sources_1\imports\new\RAM_16x256.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_2020\PWF_2020.srcs\sources_1\imports\new\PortReg8x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\PWF_2020\PWF_2020.srcs\sources_1\imports\new\PWF_complete.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  8 14:04:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Mon May  8 14:04:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4C62BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C62BA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4C62BA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 10:23:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 10:23:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C62BA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 10:34:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 10:34:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 10:39:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 10:39:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 10:52:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 10:52:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWF_complete_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWF_complete_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/4_input_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_4mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Black_box_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Black_box_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/D_FF_EN_RESET.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_FF_EN_RESET'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Decoder_2to4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder_2to4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Decoder_4to16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder_4to16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecoderController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/MUX_MR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2x1_16bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/PWB_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/PWF_complete.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWF_complete'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/PortReg8x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PortReg8x8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Program_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Program_count'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/RAM_16x256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram16x256'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shifter'
INFO: [VRFC 10-3107] analyzing entity 'Shift_R'
INFO: [VRFC 10-3107] analyzing entity 'Shift_L'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SignExtender'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/ZeroFiller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ZeroFiller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/full_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_add'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/function_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_2mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/mux2to1_n-bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2x1_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/mux_16x1_rev2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_16x1_rev2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/registerR16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registerR16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/top_module_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module_RF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sim_1/imports/new/PWF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWF_complete_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xelab -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.input_4mux [input_4mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16x1_rev2 [mux_16x1_rev2_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF_EN_RESET [d_ff_en_reset_default]
Compiling architecture behavioral of entity xil_defaultlib.registerR16 [registerr16_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_4to16 [decoder_4to16_default]
Compiling architecture behavioral of entity xil_defaultlib.top_module_RF [top_module_rf_default]
Compiling architecture behavioral of entity xil_defaultlib.input_2mux [input_2mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_8bit [mux_2x1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_add [full_add_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_R [shift_r_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_L [shift_l_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.FU [fu_default]
Compiling architecture behavioral of entity xil_defaultlib.Black_box_datapath [black_box_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="1001100011000...]
Compiling architecture bram_v of entity unimacro.BRAM_SINGLE_MACRO [\BRAM_SINGLE_MACRO(device="7SERI...]
Compiling architecture behavioral of entity xil_defaultlib.Ram16x256 [ram16x256_default]
Compiling architecture behavorial of entity xil_defaultlib.PortReg8x8 [portreg8x8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_16bit [mux_2x1_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.PWF_complete [pwf_complete_default]
Compiling architecture bench of entity xil_defaultlib.pwf_complete_tb
Built simulation snapshot PWF_complete_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim/xsim.dir/PWF_complete_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim/xsim.dir/PWF_complete_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  9 10:58:57 2023. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  9 10:58:57 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2480.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWF_complete_tb_behav -key {Behavioral:sim_1:Functional:PWF_complete_tb} -tclbatch {PWF_complete_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source PWF_complete_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWF_complete_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2494.090 ; gain = 14.008
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.406 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWF_complete_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWF_complete_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xelab -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2940.406 ; gain = 0.000
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg
set_property xsim.view C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWF_complete_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWF_complete_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xelab -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWF_complete_tb_behav -key {Behavioral:sim_1:Functional:PWF_complete_tb} -tclbatch {PWF_complete_tb.tcl} -view {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg
source PWF_complete_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWF_complete_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2940.406 ; gain = 0.000
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg}
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 11:23:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 11:23:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 11:29:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 11:29:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim/simulate.log"
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 11:33:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 11:33:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  9 11:39:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/synth_1/runme.log
[Tue May  9 11:39:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.runs/impl_1/PWF_complete.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2940.406 ; gain = 0.000
endgroup
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWF_complete_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWF_complete_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/RAM_16x256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram16x256'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xelab -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.input_4mux [input_4mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16x1_rev2 [mux_16x1_rev2_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF_EN_RESET [d_ff_en_reset_default]
Compiling architecture behavioral of entity xil_defaultlib.registerR16 [registerr16_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_4to16 [decoder_4to16_default]
Compiling architecture behavioral of entity xil_defaultlib.top_module_RF [top_module_rf_default]
Compiling architecture behavioral of entity xil_defaultlib.input_2mux [input_2mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_8bit [mux_2x1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_add [full_add_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_R [shift_r_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_L [shift_l_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.FU [fu_default]
Compiling architecture behavioral of entity xil_defaultlib.Black_box_datapath [black_box_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="1001100011000...]
Compiling architecture bram_v of entity unimacro.BRAM_SINGLE_MACRO [\BRAM_SINGLE_MACRO(device="7SERI...]
Compiling architecture behavioral of entity xil_defaultlib.Ram16x256 [ram16x256_default]
Compiling architecture behavorial of entity xil_defaultlib.PortReg8x8 [portreg8x8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_16bit [mux_2x1_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.PWF_complete [pwf_complete_default]
Compiling architecture bench of entity xil_defaultlib.pwf_complete_tb
Built simulation snapshot PWF_complete_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2940.406 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2940.406 ; gain = 0.000
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_complete_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWF_complete_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWF_complete_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.sim/sim_1/behav/xsim'
"xelab -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2823c72644944548a86766d0fa49788c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWF_complete_tb_behav xil_defaultlib.PWF_complete_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2940.406 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4C62BA
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/vivado_pid5784.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2940.406 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 12:53:34 2023...
