$date
	Fri Feb 10 10:33:40 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_SR_latch $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module UUT $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$var reg 1 ( Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
1%
0$
1#
1"
0!
$end
#1000
0#
0%
#2000
0(
0"
1'
1!
1$
1&
#3000
1(
1"
0'
0!
0$
0&
1#
1%
#4000
0#
0%
#5000
0(
0"
1'
1!
1$
1&
#6000
z(
z"
z'
z!
1#
1%
#7000
0(
0"
1'
1!
0#
0%
#8000
