// Seed: 1593037253
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1
    , id_4,
    output logic id_2,
    input id_3
);
  logic id_5;
  logic id_6 = id_4;
  assign id_0 = id_5 ? 1 - "" : 1;
  logic id_7;
endmodule
