// Seed: 2403464584
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input wor id_10,
    input supply1 id_11
);
  assign id_7 = id_5;
  assign id_9 = id_0 - 1 > 1'b0;
  wire id_13;
  supply1 id_14 = 1;
  wire id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
