<html><body><samp><pre>
<!@TC:1605496723>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: E:\Microsemi\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BPC

# Sun Nov 15 20:18:43 2020

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1605496723> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1605496723> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\Microsemi\SynplifyPro\lib\proasic\smartfusion.v" (library work)
@I::"E:\Microsemi\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\Microsemi\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\Microsemi\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\Microsemi\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\DFF.v" (library work)
@I::"E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\mux.v" (library work)
@I::"E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v" (library work)
Verilog syntax check successful!
Selecting top level module FastSlow
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\DFF.v:23:7:23:10:@N:CG364:@XP_MSG">DFF.v(23)</a><!@TM:1605496723> | Synthesizing module DFF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\mux.v:22:7:22:10:@N:CG364:@XP_MSG">mux.v(22)</a><!@TM:1605496723> | Synthesizing module mux in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:14:7:14:15:@N:CG364:@XP_MSG">SlowFast.v(14)</a><!@TM:1605496723> | Synthesizing module FastSlow in library work.

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:56:29:56:33:@W:CS263:@XP_MSG">SlowFast.v(56)</a><!@TM:1605496723> | Port-width mismatch for port a. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:56:35:56:47:@W:CS263:@XP_MSG">SlowFast.v(56)</a><!@TM:1605496723> | Port-width mismatch for port b. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:56:18:56:27:@W:CS263:@XP_MSG">SlowFast.v(56)</a><!@TM:1605496723> | Port-width mismatch for port y. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:59:17:59:26:@W:CS263:@XP_MSG">SlowFast.v(59)</a><!@TM:1605496723> | Port-width mismatch for port d. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:59:41:59:53:@W:CS263:@XP_MSG">SlowFast.v(59)</a><!@TM:1605496723> | Port-width mismatch for port q. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:59:55:59:61:@W:CS263:@XP_MSG">SlowFast.v(59)</a><!@TM:1605496723> | Port-width mismatch for port qbar. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:17:17:17:20:@W:CG360:@XP_MSG">SlowFast.v(17)</a><!@TM:1605496723> | Removing wire out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:53:11:53:17:@W:CG360:@XP_MSG">SlowFast.v(53)</a><!@TM:1605496723> | Removing wire sQbar5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:59:4:59:16:@W:CL168:@XP_MSG">SlowFast.v(59)</a><!@TM:1605496723> | Removing instance interfaceDFF because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:56:4:56:17:@W:CL168:@XP_MSG">SlowFast.v(56)</a><!@TM:1605496723> | Removing instance dataSourceMux because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:31:4:31:19:@W:CL168:@XP_MSG">SlowFast.v(31)</a><!@TM:1605496723> | Removing instance temp0_syncDFF_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:30:4:30:19:@W:CL168:@XP_MSG">SlowFast.v(30)</a><!@TM:1605496723> | Removing instance temp0_syncDFF_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:29:4:29:19:@W:CL168:@XP_MSG">SlowFast.v(29)</a><!@TM:1605496723> | Removing instance temp0_syncDFF_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:24:4:24:13:@W:CL168:@XP_MSG">SlowFast.v(24)</a><!@TM:1605496723> | Removing instance toggleDFF because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:34:0:34:6:@W:CL169:@XP_MSG">SlowFast.v(34)</a><!@TM:1605496723> | Pruning unused register temp[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:17:17:17:20:@W:CL157:@XP_MSG">SlowFast.v(17)</a><!@TM:1605496723> | *Output out has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:16:10:16:14:@N:CL159:@XP_MSG">SlowFast.v(16)</a><!@TM:1605496723> | Input Aclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:16:16:16:20:@N:CL159:@XP_MSG">SlowFast.v(16)</a><!@TM:1605496723> | Input Bclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v:16:22:16:27:@N:CL159:@XP_MSG">SlowFast.v(16)</a><!@TM:1605496723> | Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 15 20:18:43 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1605496723> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 15 20:18:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 15 20:18:43 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1605496725> | Running in 64-bit mode 
File E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\synwork\FastSlow_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 15 20:18:45 2020

###########################################################]
Pre-mapping Report

# Sun Nov 15 20:18:45 2020

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1605496725> | No constraint file specified. 
Linked File: <a href="E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\FastSlow_scck.rpt:@XP_FILE">FastSlow_scck.rpt</a>
Printing clock  summary report in "E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\FastSlow_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1605496725> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1605496725> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_1 (in view: work.FastSlow(verilog)) on net out[3] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_2 (in view: work.FastSlow(verilog)) on net out[2] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_3 (in view: work.FastSlow(verilog)) on net out[1] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_4 (in view: work.FastSlow(verilog)) on net out[0] (in view: work.FastSlow(verilog)) has its enable tied to GND.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_1 (in view: work.FastSlow(verilog)) on net out[3] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_2 (in view: work.FastSlow(verilog)) on net out[2] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_3 (in view: work.FastSlow(verilog)) on net out[1] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496725> | Tristate driver out_4 (in view: work.FastSlow(verilog)) on net out[0] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1605496725> | Writing default property annotation file E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\FastSlow.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 24MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 15 20:18:45 2020

###########################################################]
Map & Optimize Report

# Sun Nov 15 20:18:45 2020

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1605496726> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1605496726> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496726> | Tristate driver out_1 (in view: work.FastSlow(verilog)) on net out[3] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496726> | Tristate driver out_2 (in view: work.FastSlow(verilog)) on net out[2] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496726> | Tristate driver out_3 (in view: work.FastSlow(verilog)) on net out[1] (in view: work.FastSlow(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v:17:17:17:20:@N:MO111:@XP_MSG">slowfast.v(17)</a><!@TM:1605496726> | Tristate driver out_4 (in view: work.FastSlow(verilog)) on net out[0] (in view: work.FastSlow(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing Analyst data base E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\synwork\FastSlow_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Nov 15 20:18:46 2020
#


Top view:               FastSlow
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1605496726> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1605496726> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: NA






<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
<a name=cellReport13></a>Report for cell FastSlow.verilog</a>
  Core Cell usage:
              cell count     area count*area
               GND     1      0.0        0.0
               VCC     1      0.0        0.0


                   -----          ----------
             TOTAL     2                 0.0


  IO Cell usage:
              cell count
           TRIBUFF     4
                   -----
             TOTAL     4


Core Cells         : 0 of 4608 (0%)
IO Cells           : 4

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 15 20:18:46 2020

###########################################################]

</pre></samp></body></html>
