$date
	Mon Oct 15 11:05:48 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFF_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module Obj $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % reset $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
x"
x!
$end
#2
1#
#4
0#
#5
1%
1$
#6
0"
1#
#8
0#
#10
1!
1#
0$
#12
0#
#14
1#
#16
0#
#18
1#
#20
0#
#22
1#
#24
0#
#25
0%
1$
#26
1"
1#
#28
0#
#30
0!
1#
#32
0#
#34
1#
#36
0#
#38
1#
#40
0#
0$
#42
0"
1#
#44
0#
#46
1!
1#
#48
0#
#50
1#
#52
0#
#54
1#
#55
1$
#56
0#
#58
1"
1#
#60
0#
#62
0!
1#
#64
0#
#66
1#
#68
0#
#70
0"
1#
0$
#72
0#
#74
1!
1#
#76
0#
#78
1#
#80
0#
#82
1#
#84
0#
#85
1$
#86
1"
1#
#88
0#
#90
0!
1#
#92
0#
#94
1#
#96
0#
#98
1#
#100
0#
0$
#102
0"
1#
#104
0#
#105
1%
1$
#106
1!
1#
#108
0#
#110
1#
