// Seed: 4015833330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  supply1 id_7 = id_1;
  parameter id_8 = 1 ==? 1'b0;
  wire id_9;
  assign id_7 = -1'd0 - id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
  inout wire id_2;
  inout wire id_1;
  assign id_4[1'b0 : 1'd0] = {1, -1};
  logic id_6, id_7;
  assign id_7 = id_2 != 1'b0;
endmodule
