Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 27 04:12:09 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Maq_Estado_timing_summary_routed.rpt -pb Maq_Estado_timing_summary_routed.pb -rpx Maq_Estado_timing_summary_routed.rpx -warn_on_violation
| Design       : Maq_Estado
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Foutq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.745ns  (logic 3.055ns (64.383%)  route 1.690ns (35.617%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[4]_lopt_replica/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_estadoActual_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.690     2.146    FSM_onehot_estadoActual_reg[4]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         2.599     4.745 r  Foutq_OBUF_inst/O
                         net (fo=0)                   0.000     4.745    Foutq
    U14                                                               r  Foutq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Int_ext
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.651ns  (logic 1.083ns (40.854%)  route 1.568ns (59.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Int_ext (IN)
                         net (fo=0)                   0.000     0.000    Int_ext
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Int_ext_IBUF_inst/O
                         net (fo=5, routed)           1.087     2.018    Int_ext_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.152     2.170 r  FSM_onehot_estadoActual[3]_i_1/O
                         net (fo=1, routed)           0.480     2.651    FSM_onehot_estadoActual[3]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Int_ext
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 1.055ns (45.237%)  route 1.277ns (54.763%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  Int_ext (IN)
                         net (fo=0)                   0.000     0.000    Int_ext
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  Int_ext_IBUF_inst/O
                         net (fo=5, routed)           1.087     2.018    Int_ext_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.142 r  FSM_onehot_estadoActual[4]_i_1/O
                         net (fo=2, routed)           0.190     2.332    FSM_onehot_estadoActual[4]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Int_ext
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 1.055ns (45.589%)  route 1.259ns (54.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  Int_ext (IN)
                         net (fo=0)                   0.000     0.000    Int_ext
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  Int_ext_IBUF_inst/O
                         net (fo=5, routed)           1.259     2.190    Int_ext_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.124     2.314 r  FSM_onehot_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     2.314    FSM_onehot_estadoActual[0]_i_1_n_0
    SLICE_X0Y1           FDPE                                         r  FSM_onehot_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Int_ext
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.142ns  (logic 1.055ns (49.243%)  route 1.087ns (50.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  Int_ext (IN)
                         net (fo=0)                   0.000     0.000    Int_ext
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  Int_ext_IBUF_inst/O
                         net (fo=5, routed)           1.087     2.018    Int_ext_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.142 r  FSM_onehot_estadoActual[4]_i_1/O
                         net (fo=2, routed)           0.000     2.142    FSM_onehot_estadoActual[4]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.986ns  (logic 0.934ns (47.047%)  route 1.052ns (52.953%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           1.052     1.986    Reset_IBUF
    SLICE_X0Y1           FDPE                                         f  FSM_onehot_estadoActual_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.986ns  (logic 0.934ns (47.047%)  route 1.052ns (52.953%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           1.052     1.986    Reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.986ns  (logic 0.934ns (47.047%)  route 1.052ns (52.953%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           1.052     1.986    Reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[4]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.986ns  (logic 0.934ns (47.047%)  route 1.052ns (52.953%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           1.052     1.986    Reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.981ns  (logic 0.934ns (47.151%)  route 1.047ns (52.849%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           1.047     1.981    Reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_estadoActual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[4]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_estadoActual_reg[4]/Q
                         net (fo=1, routed)           0.058     0.199    Foutq_OBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.244 r  FSM_onehot_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     0.244    FSM_onehot_estadoActual[0]_i_1_n_0
    SLICE_X0Y1           FDPE                                         r  FSM_onehot_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_estadoActual_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[3]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=2, routed)           0.098     0.239    FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  FSM_onehot_estadoActual[4]_i_1/O
                         net (fo=2, routed)           0.000     0.284    FSM_onehot_estadoActual[4]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_estadoActual_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.772%)  route 0.154ns (45.228%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[3]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=2, routed)           0.098     0.239    FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  FSM_onehot_estadoActual[4]_i_1/O
                         net (fo=2, routed)           0.056     0.340    FSM_onehot_estadoActual[4]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_estadoActual_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.042     0.356 r  FSM_onehot_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    FSM_onehot_estadoActual[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_estadoActual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  FSM_onehot_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    FSM_onehot_estadoActual[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_estadoActual_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.190ns (40.836%)  route 0.275ns (59.164%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_estadoActual_reg[3]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=2, routed)           0.098     0.239    FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.049     0.288 r  FSM_onehot_estadoActual[3]_i_1/O
                         net (fo=1, routed)           0.177     0.465    FSM_onehot_estadoActual[3]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_estadoActual_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.163ns (28.489%)  route 0.410ns (71.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           0.410     0.574    Reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.163ns (28.489%)  route 0.410ns (71.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           0.410     0.574    Reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.163ns (28.274%)  route 0.415ns (71.726%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           0.415     0.578    Reset_IBUF
    SLICE_X0Y1           FDPE                                         f  FSM_onehot_estadoActual_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_estadoActual_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.163ns (28.274%)  route 0.415ns (71.726%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  Reset_IBUF_inst/O
                         net (fo=6, routed)           0.415     0.578    Reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





