; ModuleID = '/llk/IR/drivers/media/v4l2-core/v4l2-dv-timings.c_pt.bc'
source_filename = "../drivers/media/v4l2-core/v4l2-dv-timings.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_dv_timings_presets:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_dv_timings_presets\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_dv_timings_presets:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_valid_dv_timings:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_valid_dv_timings\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_valid_dv_timings:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_enum_dv_timings_cap:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_enum_dv_timings_cap\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_enum_dv_timings_cap:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_find_dv_timings_cap:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_find_dv_timings_cap\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_find_dv_timings_cap:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_find_dv_timings_cea861_vic:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_find_dv_timings_cea861_vic\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_find_dv_timings_cea861_vic:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_match_dv_timings:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_match_dv_timings\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_match_dv_timings:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_print_dv_timings:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_print_dv_timings\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_print_dv_timings:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_dv_timings_aspect_ratio:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_dv_timings_aspect_ratio\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_dv_timings_aspect_ratio:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_calc_timeperframe:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_calc_timeperframe\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_calc_timeperframe:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_detect_cvt:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_detect_cvt\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_detect_cvt:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_detect_gtf:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_detect_gtf\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_detect_gtf:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_calc_aspect_ratio:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_calc_aspect_ratio\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_calc_aspect_ratio:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_hdmi_rx_colorimetry:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_hdmi_rx_colorimetry\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_hdmi_rx_colorimetry:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_get_edid_phys_addr:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_get_edid_phys_addr\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_get_edid_phys_addr:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_set_edid_phys_addr:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_set_edid_phys_addr\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_set_edid_phys_addr:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_phys_addr_for_input:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_phys_addr_for_input\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_phys_addr_for_input:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_v4l2_phys_addr_validate:\09\09\09\09\09"
module asm "\09.asciz \09\22v4l2_phys_addr_validate\22\09\09\09\09\09"
module asm "__kstrtabns_v4l2_phys_addr_validate:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.v4l2_bt_timings = type <{ i32, i32, i32, i32, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.v4l2_fract, i8, i8, [46 x i8] }>
%struct.v4l2_fract = type { i32, i32 }
%struct.v4l2_dv_timings = type { i32, %union.anon }
%union.anon = type { [32 x i32] }
%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.v4l2_hdmi_colorimetry = type { i32, i32, i32, i32 }
%struct.v4l2_dv_timings_cap = type { i32, i32, [2 x i32], %union.anon.0 }
%union.anon.0 = type { %struct.v4l2_bt_timings_cap, [24 x i8] }
%struct.v4l2_bt_timings_cap = type { i32, i32, i32, i32, i64, i64, i32, i32, [16 x i32] }
%struct.v4l2_enum_dv_timings = type { i32, i32, [2 x i32], %struct.v4l2_dv_timings }
%struct.hdmi_avi_infoframe = type { i32, i8, i8, i32, i32, i32, i32, i32, i8, i32, i32, i32, i8, i32, i32, i8, i16, i16, i16, i16 }
%struct.hdmi_vendor_infoframe = type { i32, i8, i8, i32, i8, i32, i32 }

@__UNIQUE_ID_author219 = internal constant [20 x i8] c"author=Hans Verkuil\00", section ".modinfo", align 1
@__UNIQUE_ID_description220 = internal constant [45 x i8] c"description=V4L2 DV Timings Helper Functions\00", section ".modinfo", align 1
@__UNIQUE_ID_license221 = internal constant [12 x i8] c"license=GPL\00", section ".modinfo", align 1
@v4l2_dv_timings_presets = dso_local constant <{ { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, %struct.v4l2_dv_timings }> <{ { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 640, i32 480, i32 0, i32 0, i64 25175000, i32 16, i32 96, i32 48, i32 10, i32 2, i32 33, i32 0, i32 0, i32 0, i32 3, i32 128, %struct.v4l2_fract zeroinitializer, i8 1, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 720, i32 480, i32 1, i32 0, i64 13500000, i32 19, i32 62, i32 57, i32 4, i32 3, i32 15, i32 4, i32 3, i32 16, i32 1, i32 216, %struct.v4l2_fract { i32 4, i32 3 }, i8 6, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 720, i32 480, i32 0, i32 0, i64 27000000, i32 16, i32 62, i32 60, i32 9, i32 6, i32 30, i32 0, i32 0, i32 0, i32 1, i32 208, %struct.v4l2_fract { i32 4, i32 3 }, i8 2, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 720, i32 576, i32 1, i32 0, i64 13500000, i32 12, i32 63, i32 69, i32 2, i32 3, i32 19, i32 2, i32 3, i32 20, i32 1, i32 216, %struct.v4l2_fract { i32 4, i32 3 }, i8 21, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 720, i32 576, i32 0, i32 0, i64 27000000, i32 12, i32 64, i32 68, i32 5, i32 5, i32 39, i32 0, i32 0, i32 0, i32 1, i32 208, %struct.v4l2_fract { i32 4, i32 3 }, i8 17, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 720, i32 0, i32 3, i64 59400000, i32 1760, i32 40, i32 220, i32 5, i32 5, i32 20, i32 0, i32 0, i32 0, i32 3, i32 130, %struct.v4l2_fract zeroinitializer, i8 60, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 720, i32 0, i32 3, i64 74250000, i32 2420, i32 40, i32 220, i32 5, i32 5, i32 20, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 61, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 720, i32 0, i32 3, i64 74250000, i32 1760, i32 40, i32 220, i32 5, i32 5, i32 20, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 62, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 720, i32 0, i32 3, i64 74250000, i32 440, i32 40, i32 220, i32 5, i32 5, i32 20, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 19, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 720, i32 0, i32 3, i64 74250000, i32 110, i32 40, i32 220, i32 5, i32 5, i32 20, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 4, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 0, i32 3, i64 74250000, i32 638, i32 44, i32 148, i32 4, i32 5, i32 36, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 32, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 0, i32 3, i64 74250000, i32 528, i32 44, i32 148, i32 4, i32 5, i32 36, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 33, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 0, i32 3, i64 74250000, i32 88, i32 44, i32 148, i32 4, i32 5, i32 36, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 34, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 1, i32 3, i64 74250000, i32 528, i32 44, i32 148, i32 2, i32 5, i32 15, i32 2, i32 5, i32 16, i32 1, i32 152, %struct.v4l2_fract zeroinitializer, i8 20, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 0, i32 3, i64 148500000, i32 528, i32 44, i32 148, i32 4, i32 5, i32 36, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 31, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 1, i32 3, i64 74250000, i32 88, i32 44, i32 148, i32 2, i32 5, i32 15, i32 2, i32 5, i32 16, i32 1, i32 154, %struct.v4l2_fract zeroinitializer, i8 5, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1080, i32 0, i32 3, i64 148500000, i32 88, i32 44, i32 148, i32 4, i32 5, i32 36, i32 0, i32 0, i32 0, i32 3, i32 146, %struct.v4l2_fract zeroinitializer, i8 16, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 640, i32 350, i32 0, i32 2, i64 31500000, i32 32, i32 64, i32 96, i32 32, i32 3, i32 60, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 640, i32 400, i32 0, i32 1, i64 31500000, i32 32, i32 64, i32 96, i32 1, i32 3, i32 41, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 720, i32 400, i32 0, i32 1, i64 35500000, i32 36, i32 72, i32 108, i32 1, i32 3, i32 42, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 640, i32 480, i32 0, i32 0, i64 31500000, i32 24, i32 40, i32 128, i32 9, i32 3, i32 28, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 640, i32 480, i32 0, i32 0, i64 31500000, i32 16, i32 64, i32 120, i32 1, i32 3, i32 16, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 640, i32 480, i32 0, i32 0, i64 36000000, i32 56, i32 56, i32 80, i32 1, i32 3, i32 25, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 800, i32 600, i32 0, i32 3, i64 36000000, i32 24, i32 72, i32 128, i32 1, i32 2, i32 22, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 800, i32 600, i32 0, i32 3, i64 40000000, i32 40, i32 128, i32 88, i32 1, i32 4, i32 23, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 800, i32 600, i32 0, i32 3, i64 50000000, i32 56, i32 120, i32 64, i32 37, i32 6, i32 23, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 800, i32 600, i32 0, i32 3, i64 49500000, i32 16, i32 80, i32 160, i32 1, i32 3, i32 21, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 800, i32 600, i32 0, i32 3, i64 56250000, i32 32, i32 64, i32 152, i32 1, i32 3, i32 27, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 800, i32 600, i32 0, i32 2, i64 73250000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 29, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 848, i32 480, i32 0, i32 3, i64 33750000, i32 16, i32 112, i32 112, i32 6, i32 8, i32 23, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1024, i32 768, i32 1, i32 3, i64 44900000, i32 8, i32 176, i32 56, i32 0, i32 4, i32 20, i32 0, i32 4, i32 21, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1024, i32 768, i32 0, i32 0, i64 65000000, i32 24, i32 136, i32 160, i32 3, i32 6, i32 29, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1024, i32 768, i32 0, i32 0, i64 75000000, i32 24, i32 136, i32 144, i32 3, i32 6, i32 29, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1024, i32 768, i32 0, i32 3, i64 78750000, i32 16, i32 96, i32 176, i32 1, i32 3, i32 28, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1024, i32 768, i32 0, i32 3, i64 94500000, i32 48, i32 96, i32 208, i32 1, i32 3, i32 36, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1024, i32 768, i32 0, i32 2, i64 115500000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 38, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1152, i32 864, i32 0, i32 3, i64 108000000, i32 64, i32 128, i32 256, i32 1, i32 3, i32 32, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 768, i32 0, i32 2, i64 68250000, i32 48, i32 32, i32 80, i32 3, i32 7, i32 12, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 768, i32 0, i32 1, i64 79500000, i32 64, i32 128, i32 192, i32 3, i32 7, i32 20, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 768, i32 0, i32 1, i64 102250000, i32 80, i32 128, i32 208, i32 3, i32 7, i32 27, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 768, i32 0, i32 1, i64 117500000, i32 80, i32 136, i32 216, i32 3, i32 7, i32 31, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 768, i32 0, i32 2, i64 140250000, i32 48, i32 32, i32 80, i32 3, i32 7, i32 35, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 800, i32 0, i32 2, i64 71000000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 14, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 800, i32 0, i32 1, i64 83500000, i32 72, i32 128, i32 200, i32 3, i32 6, i32 22, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 800, i32 0, i32 1, i64 106500000, i32 80, i32 128, i32 208, i32 3, i32 6, i32 29, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 800, i32 0, i32 1, i64 122500000, i32 80, i32 136, i32 216, i32 3, i32 6, i32 34, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 800, i32 0, i32 2, i64 146250000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 38, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 960, i32 0, i32 3, i64 108000000, i32 96, i32 112, i32 312, i32 1, i32 3, i32 36, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 960, i32 0, i32 3, i64 148500000, i32 64, i32 160, i32 224, i32 1, i32 3, i32 47, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 960, i32 0, i32 2, i64 175500000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 50, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 1024, i32 0, i32 3, i64 108000000, i32 48, i32 112, i32 248, i32 1, i32 3, i32 38, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 1024, i32 0, i32 3, i64 135000000, i32 16, i32 144, i32 248, i32 1, i32 3, i32 38, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 1024, i32 0, i32 3, i64 157500000, i32 64, i32 160, i32 224, i32 1, i32 3, i32 44, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1280, i32 1024, i32 0, i32 2, i64 187250000, i32 48, i32 32, i32 80, i32 3, i32 7, i32 50, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1360, i32 768, i32 0, i32 3, i64 85500000, i32 64, i32 112, i32 256, i32 3, i32 6, i32 18, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1360, i32 768, i32 0, i32 2, i64 148250000, i32 48, i32 32, i32 80, i32 3, i32 5, i32 37, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1366, i32 768, i32 0, i32 3, i64 85500000, i32 70, i32 143, i32 213, i32 3, i32 3, i32 24, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1366, i32 768, i32 0, i32 3, i64 72000000, i32 14, i32 56, i32 64, i32 1, i32 3, i32 28, i32 0, i32 0, i32 0, i32 2, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1400, i32 1050, i32 0, i32 2, i64 101000000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 23, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1400, i32 1050, i32 0, i32 1, i64 121750000, i32 88, i32 144, i32 232, i32 3, i32 4, i32 32, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1400, i32 1050, i32 0, i32 1, i64 156000000, i32 104, i32 144, i32 248, i32 3, i32 4, i32 42, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1400, i32 1050, i32 0, i32 1, i64 179500000, i32 104, i32 152, i32 256, i32 3, i32 4, i32 48, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1400, i32 1050, i32 0, i32 2, i64 208000000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 55, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1440, i32 900, i32 0, i32 2, i64 88750000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 17, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1440, i32 900, i32 0, i32 1, i64 106500000, i32 80, i32 152, i32 232, i32 3, i32 6, i32 25, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1440, i32 900, i32 0, i32 1, i64 136750000, i32 96, i32 152, i32 248, i32 3, i32 6, i32 33, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1440, i32 900, i32 0, i32 1, i64 157000000, i32 104, i32 152, i32 256, i32 3, i32 6, i32 39, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1440, i32 900, i32 0, i32 2, i64 182750000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 44, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 900, i32 0, i32 3, i64 108000000, i32 24, i32 80, i32 96, i32 1, i32 3, i32 96, i32 0, i32 0, i32 0, i32 2, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 1200, i32 0, i32 3, i64 162000000, i32 64, i32 192, i32 304, i32 1, i32 3, i32 46, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 1200, i32 0, i32 3, i64 175500000, i32 64, i32 192, i32 304, i32 1, i32 3, i32 46, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 1200, i32 0, i32 3, i64 189000000, i32 64, i32 192, i32 304, i32 1, i32 3, i32 46, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 1200, i32 0, i32 3, i64 202500000, i32 64, i32 192, i32 304, i32 1, i32 3, i32 46, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 1200, i32 0, i32 3, i64 229500000, i32 64, i32 192, i32 304, i32 1, i32 3, i32 46, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1600, i32 1200, i32 0, i32 2, i64 268250000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 64, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1680, i32 1050, i32 0, i32 2, i64 119000000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 21, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1680, i32 1050, i32 0, i32 1, i64 146250000, i32 104, i32 176, i32 280, i32 3, i32 6, i32 30, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1680, i32 1050, i32 0, i32 1, i64 187000000, i32 120, i32 176, i32 296, i32 3, i32 6, i32 40, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1680, i32 1050, i32 0, i32 1, i64 214750000, i32 128, i32 176, i32 304, i32 3, i32 6, i32 46, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1680, i32 1050, i32 0, i32 2, i64 245500000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 53, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1792, i32 1344, i32 0, i32 1, i64 204750000, i32 128, i32 200, i32 328, i32 1, i32 3, i32 46, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1792, i32 1344, i32 0, i32 1, i64 261000000, i32 96, i32 216, i32 352, i32 1, i32 3, i32 69, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1792, i32 1344, i32 0, i32 2, i64 333250000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 72, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1856, i32 1392, i32 0, i32 1, i64 218250000, i32 96, i32 224, i32 352, i32 1, i32 3, i32 43, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1856, i32 1392, i32 0, i32 1, i64 288000000, i32 128, i32 224, i32 352, i32 1, i32 3, i32 104, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1856, i32 1392, i32 0, i32 2, i64 356500000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 75, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1200, i32 0, i32 2, i64 154000000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 26, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1200, i32 0, i32 1, i64 193250000, i32 136, i32 200, i32 336, i32 3, i32 6, i32 36, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1200, i32 0, i32 1, i64 245250000, i32 136, i32 208, i32 344, i32 3, i32 6, i32 46, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1200, i32 0, i32 1, i64 281250000, i32 144, i32 208, i32 352, i32 3, i32 6, i32 53, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1200, i32 0, i32 2, i64 317000000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 62, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1440, i32 0, i32 1, i64 234000000, i32 128, i32 208, i32 344, i32 1, i32 3, i32 56, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1440, i32 0, i32 1, i64 297000000, i32 144, i32 224, i32 352, i32 1, i32 3, i32 56, i32 0, i32 0, i32 0, i32 2, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 1920, i32 1440, i32 0, i32 2, i64 380500000, i32 48, i32 32, i32 80, i32 3, i32 4, i32 78, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 2048, i32 1152, i32 0, i32 3, i64 162000000, i32 26, i32 80, i32 96, i32 1, i32 3, i32 44, i32 0, i32 0, i32 0, i32 2, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 2560, i32 1600, i32 0, i32 2, i64 268500000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 37, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 2560, i32 1600, i32 0, i32 1, i64 348500000, i32 192, i32 280, i32 472, i32 3, i32 6, i32 49, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 2560, i32 1600, i32 0, i32 1, i64 443250000, i32 208, i32 280, i32 488, i32 3, i32 6, i32 63, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 2560, i32 1600, i32 0, i32 1, i64 505250000, i32 208, i32 280, i32 488, i32 3, i32 6, i32 73, i32 0, i32 0, i32 0, i32 6, i32 0, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 2560, i32 1600, i32 0, i32 2, i64 552750000, i32 48, i32 32, i32 80, i32 3, i32 6, i32 85, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 3840, i32 2160, i32 0, i32 3, i64 297000000, i32 1276, i32 88, i32 296, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 402, %struct.v4l2_fract zeroinitializer, i8 93, i8 3, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 3840, i32 2160, i32 0, i32 3, i64 297000000, i32 1056, i32 88, i32 296, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 400, %struct.v4l2_fract zeroinitializer, i8 94, i8 2, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 3840, i32 2160, i32 0, i32 3, i64 297000000, i32 176, i32 88, i32 296, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 402, %struct.v4l2_fract zeroinitializer, i8 95, i8 1, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 3840, i32 2160, i32 0, i32 3, i64 594000000, i32 1056, i32 88, i32 296, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 96, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 3840, i32 2160, i32 0, i32 3, i64 594000000, i32 176, i32 88, i32 296, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 97, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 4096, i32 2160, i32 0, i32 3, i64 297000000, i32 1020, i32 88, i32 296, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 402, %struct.v4l2_fract zeroinitializer, i8 98, i8 4, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 4096, i32 2160, i32 0, i32 3, i64 297000000, i32 968, i32 88, i32 128, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 99, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 4096, i32 2160, i32 0, i32 3, i64 297000000, i32 88, i32 88, i32 128, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 100, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 4096, i32 2160, i32 0, i32 3, i64 594000000, i32 968, i32 88, i32 128, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 144, %struct.v4l2_fract zeroinitializer, i8 101, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 4096, i32 2160, i32 0, i32 2, i64 556188000, i32 8, i32 32, i32 40, i32 48, i32 8, i32 6, i32 0, i32 0, i32 0, i32 6, i32 1, %struct.v4l2_fract zeroinitializer, i8 0, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } } { i32 0, { %struct.v4l2_bt_timings, [4 x i8] } { %struct.v4l2_bt_timings <{ i32 4096, i32 2160, i32 0, i32 3, i64 594000000, i32 88, i32 88, i32 128, i32 8, i32 10, i32 72, i32 0, i32 0, i32 0, i32 1, i32 146, %struct.v4l2_fract zeroinitializer, i8 102, i8 0, [46 x i8] zeroinitializer }>, [4 x i8] undef } }, %struct.v4l2_dv_timings zeroinitializer }>, align 1
@__kstrtab_v4l2_dv_timings_presets = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_dv_timings_presets = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_dv_timings_presets = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_dv_timings_presets to i32), ptr @__kstrtab_v4l2_dv_timings_presets, ptr @__kstrtabns_v4l2_dv_timings_presets }, section "___ksymtab_gpl+v4l2_dv_timings_presets", align 4
@__kstrtab_v4l2_valid_dv_timings = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_valid_dv_timings = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_valid_dv_timings = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_valid_dv_timings to i32), ptr @__kstrtab_v4l2_valid_dv_timings, ptr @__kstrtabns_v4l2_valid_dv_timings }, section "___ksymtab_gpl+v4l2_valid_dv_timings", align 4
@__kstrtab_v4l2_enum_dv_timings_cap = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_enum_dv_timings_cap = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_enum_dv_timings_cap = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_enum_dv_timings_cap to i32), ptr @__kstrtab_v4l2_enum_dv_timings_cap, ptr @__kstrtabns_v4l2_enum_dv_timings_cap }, section "___ksymtab_gpl+v4l2_enum_dv_timings_cap", align 4
@__kstrtab_v4l2_find_dv_timings_cap = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_find_dv_timings_cap = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_find_dv_timings_cap = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_find_dv_timings_cap to i32), ptr @__kstrtab_v4l2_find_dv_timings_cap, ptr @__kstrtabns_v4l2_find_dv_timings_cap }, section "___ksymtab_gpl+v4l2_find_dv_timings_cap", align 4
@__kstrtab_v4l2_find_dv_timings_cea861_vic = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_find_dv_timings_cea861_vic = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_find_dv_timings_cea861_vic = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_find_dv_timings_cea861_vic to i32), ptr @__kstrtab_v4l2_find_dv_timings_cea861_vic, ptr @__kstrtabns_v4l2_find_dv_timings_cea861_vic }, section "___ksymtab_gpl+v4l2_find_dv_timings_cea861_vic", align 4
@__kstrtab_v4l2_match_dv_timings = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_match_dv_timings = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_match_dv_timings = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_match_dv_timings to i32), ptr @__kstrtab_v4l2_match_dv_timings, ptr @__kstrtabns_v4l2_match_dv_timings }, section "___ksymtab_gpl+v4l2_match_dv_timings", align 4
@.str = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@.str.1 = private unnamed_addr constant [32 x i8] c"\016%s: %s%ux%u%s%u.%02u (%ux%u)\0A\00", align 1
@.str.2 = private unnamed_addr constant [2 x i8] c"i\00", align 1
@.str.3 = private unnamed_addr constant [2 x i8] c"p\00", align 1
@.str.4 = private unnamed_addr constant [49 x i8] c"\016%s: horizontal: fp = %u, %ssync = %u, bp = %u\0A\00", align 1
@.str.5 = private unnamed_addr constant [2 x i8] c"+\00", align 1
@.str.6 = private unnamed_addr constant [2 x i8] c"-\00", align 1
@.str.7 = private unnamed_addr constant [47 x i8] c"\016%s: vertical: fp = %u, %ssync = %u, bp = %u\0A\00", align 1
@.str.8 = private unnamed_addr constant [60 x i8] c"\016%s: vertical bottom field: fp = %u, %ssync = %u, bp = %u\0A\00", align 1
@.str.9 = private unnamed_addr constant [24 x i8] c"\016%s: pixelclock: %llu\0A\00", align 1
@.str.10 = private unnamed_addr constant [41 x i8] c"\016%s: flags (0x%x):%s%s%s%s%s%s%s%s%s%s\0A\00", align 1
@.str.11 = private unnamed_addr constant [18 x i8] c" REDUCED_BLANKING\00", align 1
@.str.12 = private unnamed_addr constant [6 x i8] c" (V2)\00", align 1
@.str.13 = private unnamed_addr constant [16 x i8] c" CAN_REDUCE_FPS\00", align 1
@.str.14 = private unnamed_addr constant [13 x i8] c" REDUCED_FPS\00", align 1
@.str.15 = private unnamed_addr constant [11 x i8] c" HALF_LINE\00", align 1
@.str.16 = private unnamed_addr constant [10 x i8] c" CE_VIDEO\00", align 1
@.str.17 = private unnamed_addr constant [24 x i8] c" FIRST_FIELD_EXTRA_LINE\00", align 1
@.str.18 = private unnamed_addr constant [20 x i8] c" HAS_PICTURE_ASPECT\00", align 1
@.str.19 = private unnamed_addr constant [16 x i8] c" HAS_CEA861_VIC\00", align 1
@.str.20 = private unnamed_addr constant [14 x i8] c" HAS_HDMI_VIC\00", align 1
@.str.21 = private unnamed_addr constant [35 x i8] c"\016%s: standards (0x%x):%s%s%s%s%s\0A\00", align 1
@.str.22 = private unnamed_addr constant [5 x i8] c" CEA\00", align 1
@.str.23 = private unnamed_addr constant [5 x i8] c" DMT\00", align 1
@.str.24 = private unnamed_addr constant [5 x i8] c" CVT\00", align 1
@.str.25 = private unnamed_addr constant [5 x i8] c" GTF\00", align 1
@.str.26 = private unnamed_addr constant [5 x i8] c" SDI\00", align 1
@.str.27 = private unnamed_addr constant [40 x i8] c"\016%s: picture aspect (hor:vert): %u:%u\0A\00", align 1
@.str.28 = private unnamed_addr constant [23 x i8] c"\016%s: CEA-861 VIC: %u\0A\00", align 1
@.str.29 = private unnamed_addr constant [20 x i8] c"\016%s: HDMI VIC: %u\0A\00", align 1
@__kstrtab_v4l2_print_dv_timings = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_print_dv_timings = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_print_dv_timings = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_print_dv_timings to i32), ptr @__kstrtab_v4l2_print_dv_timings, ptr @__kstrtabns_v4l2_print_dv_timings }, section "___ksymtab_gpl+v4l2_print_dv_timings", align 4
@__kstrtab_v4l2_dv_timings_aspect_ratio = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_dv_timings_aspect_ratio = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_dv_timings_aspect_ratio = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_dv_timings_aspect_ratio to i32), ptr @__kstrtab_v4l2_dv_timings_aspect_ratio, ptr @__kstrtabns_v4l2_dv_timings_aspect_ratio }, section "___ksymtab_gpl+v4l2_dv_timings_aspect_ratio", align 4
@__kstrtab_v4l2_calc_timeperframe = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_calc_timeperframe = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_calc_timeperframe = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_calc_timeperframe to i32), ptr @__kstrtab_v4l2_calc_timeperframe, ptr @__kstrtabns_v4l2_calc_timeperframe }, section "___ksymtab_gpl+v4l2_calc_timeperframe", align 4
@__kstrtab_v4l2_detect_cvt = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_detect_cvt = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_detect_cvt = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_detect_cvt to i32), ptr @__kstrtab_v4l2_detect_cvt, ptr @__kstrtabns_v4l2_detect_cvt }, section "___ksymtab_gpl+v4l2_detect_cvt", align 4
@__kstrtab_v4l2_detect_gtf = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_detect_gtf = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_detect_gtf = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_detect_gtf to i32), ptr @__kstrtab_v4l2_detect_gtf, ptr @__kstrtabns_v4l2_detect_gtf }, section "___ksymtab_gpl+v4l2_detect_gtf", align 4
@__kstrtab_v4l2_calc_aspect_ratio = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_calc_aspect_ratio = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_calc_aspect_ratio = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_calc_aspect_ratio to i32), ptr @__kstrtab_v4l2_calc_aspect_ratio, ptr @__kstrtabns_v4l2_calc_aspect_ratio }, section "___ksymtab_gpl+v4l2_calc_aspect_ratio", align 4
@__const.v4l2_hdmi_rx_colorimetry.c = private unnamed_addr constant %struct.v4l2_hdmi_colorimetry { i32 8, i32 0, i32 1, i32 2 }, align 4
@__kstrtab_v4l2_hdmi_rx_colorimetry = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_hdmi_rx_colorimetry = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_hdmi_rx_colorimetry = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_hdmi_rx_colorimetry to i32), ptr @__kstrtab_v4l2_hdmi_rx_colorimetry, ptr @__kstrtabns_v4l2_hdmi_rx_colorimetry }, section "___ksymtab_gpl+v4l2_hdmi_rx_colorimetry", align 4
@__kstrtab_v4l2_get_edid_phys_addr = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_get_edid_phys_addr = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_get_edid_phys_addr = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_get_edid_phys_addr to i32), ptr @__kstrtab_v4l2_get_edid_phys_addr, ptr @__kstrtabns_v4l2_get_edid_phys_addr }, section "___ksymtab_gpl+v4l2_get_edid_phys_addr", align 4
@__kstrtab_v4l2_set_edid_phys_addr = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_set_edid_phys_addr = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_set_edid_phys_addr = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_set_edid_phys_addr to i32), ptr @__kstrtab_v4l2_set_edid_phys_addr, ptr @__kstrtabns_v4l2_set_edid_phys_addr }, section "___ksymtab_gpl+v4l2_set_edid_phys_addr", align 4
@.str.30 = private unnamed_addr constant [42 x i8] c"drivers/media/v4l2-core/v4l2-dv-timings.c\00", align 1
@__kstrtab_v4l2_phys_addr_for_input = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_phys_addr_for_input = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_phys_addr_for_input = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_phys_addr_for_input to i32), ptr @__kstrtab_v4l2_phys_addr_for_input, ptr @__kstrtabns_v4l2_phys_addr_for_input }, section "___ksymtab_gpl+v4l2_phys_addr_for_input", align 4
@__kstrtab_v4l2_phys_addr_validate = external dso_local constant [0 x i8], align 1
@__kstrtabns_v4l2_phys_addr_validate = external dso_local constant [0 x i8], align 1
@__ksymtab_v4l2_phys_addr_validate = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @v4l2_phys_addr_validate to i32), ptr @__kstrtab_v4l2_phys_addr_validate, ptr @__kstrtabns_v4l2_phys_addr_validate }, section "___ksymtab_gpl+v4l2_phys_addr_validate", align 4
@llvm.compiler.used = appending global [20 x ptr] [ptr @__UNIQUE_ID_author219, ptr @__UNIQUE_ID_description220, ptr @__UNIQUE_ID_license221, ptr @__ksymtab_v4l2_calc_aspect_ratio, ptr @__ksymtab_v4l2_calc_timeperframe, ptr @__ksymtab_v4l2_detect_cvt, ptr @__ksymtab_v4l2_detect_gtf, ptr @__ksymtab_v4l2_dv_timings_aspect_ratio, ptr @__ksymtab_v4l2_dv_timings_presets, ptr @__ksymtab_v4l2_enum_dv_timings_cap, ptr @__ksymtab_v4l2_find_dv_timings_cap, ptr @__ksymtab_v4l2_find_dv_timings_cea861_vic, ptr @__ksymtab_v4l2_get_edid_phys_addr, ptr @__ksymtab_v4l2_hdmi_rx_colorimetry, ptr @__ksymtab_v4l2_match_dv_timings, ptr @__ksymtab_v4l2_phys_addr_for_input, ptr @__ksymtab_v4l2_phys_addr_validate, ptr @__ksymtab_v4l2_print_dv_timings, ptr @__ksymtab_v4l2_set_edid_phys_addr, ptr @__ksymtab_v4l2_valid_dv_timings], section "llvm.metadata"

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local zeroext i1 @v4l2_valid_dv_timings(ptr noundef %0, ptr nocapture noundef readonly %1, ptr noundef readonly %2, ptr noundef %3) #0 {
  %5 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1
  %6 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3
  %7 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 7
  %8 = load i32, ptr %7, align 1
  %9 = load i32, ptr %0, align 1
  %10 = icmp eq i32 %9, 0
  br i1 %10, label %11, label %72

11:                                               ; preds = %4
  %12 = load i32, ptr %1, align 4
  %13 = icmp eq i32 %12, 0
  br i1 %13, label %14, label %72

14:                                               ; preds = %11
  %15 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 1
  %16 = load i32, ptr %15, align 1
  %17 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 2
  %18 = load i32, ptr %17, align 1
  %19 = icmp ult i32 %16, %18
  br i1 %19, label %72, label %20

20:                                               ; preds = %14
  %21 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 3
  %22 = load i32, ptr %21, align 1
  %23 = icmp ugt i32 %16, %22
  br i1 %23, label %72, label %24

24:                                               ; preds = %20
  %25 = load i32, ptr %5, align 1
  %26 = load i32, ptr %6, align 1
  %27 = icmp ult i32 %25, %26
  br i1 %27, label %72, label %28

28:                                               ; preds = %24
  %29 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 1
  %30 = load i32, ptr %29, align 1
  %31 = icmp ugt i32 %25, %30
  br i1 %31, label %72, label %32

32:                                               ; preds = %28
  %33 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 4
  %34 = load i64, ptr %33, align 1
  %35 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 4
  %36 = load i64, ptr %35, align 1
  %37 = icmp ult i64 %34, %36
  br i1 %37, label %72, label %38

38:                                               ; preds = %32
  %39 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 5
  %40 = load i64, ptr %39, align 1
  %41 = icmp ugt i64 %34, %40
  br i1 %41, label %72, label %42

42:                                               ; preds = %38
  %43 = and i32 %8, 8
  %44 = icmp eq i32 %43, 0
  br i1 %44, label %45, label %56

45:                                               ; preds = %42
  %46 = getelementptr inbounds %struct.v4l2_dv_timings_cap, ptr %1, i32 0, i32 3, i32 0, i32 6
  %47 = load i32, ptr %46, align 1
  %48 = icmp eq i32 %47, 0
  br i1 %48, label %56, label %49

49:                                               ; preds = %45
  %50 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 15
  %51 = load i32, ptr %50, align 1
  %52 = icmp ne i32 %51, 0
  %53 = and i32 %51, %47
  %54 = icmp eq i32 %53, 0
  %55 = select i1 %52, i1 %54, i1 false
  br i1 %55, label %72, label %56

56:                                               ; preds = %49, %45, %42
  %57 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 2
  %58 = load i32, ptr %57, align 1
  %59 = icmp ne i32 %58, 0
  %60 = and i32 %8, 1
  %61 = icmp eq i32 %60, 0
  %62 = select i1 %59, i1 %61, i1 false
  br i1 %62, label %72, label %63

63:                                               ; preds = %56
  %64 = icmp eq i32 %58, 0
  %65 = and i32 %8, 2
  %66 = icmp eq i32 %65, 0
  %67 = select i1 %64, i1 %66, i1 false
  br i1 %67, label %72, label %68

68:                                               ; preds = %63
  %69 = icmp eq ptr %2, null
  br i1 %69, label %72, label %70

70:                                               ; preds = %68
  %71 = tail call zeroext i1 %2(ptr noundef %0, ptr noundef %3) #12
  br label %72

72:                                               ; preds = %70, %68, %63, %56, %49, %38, %32, %28, %24, %20, %14, %11, %4
  %73 = phi i1 [ false, %4 ], [ false, %63 ], [ false, %56 ], [ false, %49 ], [ false, %38 ], [ false, %32 ], [ false, %28 ], [ false, %24 ], [ false, %20 ], [ false, %14 ], [ false, %11 ], [ true, %68 ], [ %71, %70 ]
  ret i1 %73
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @v4l2_enum_dv_timings_cap(ptr nocapture noundef %0, ptr nocapture noundef readonly %1, ptr noundef %2, ptr noundef %3) #0 {
  %5 = getelementptr inbounds %struct.v4l2_enum_dv_timings, ptr %0, i32 0, i32 2
  store i64 0, ptr %5, align 4
  br label %6

6:                                                ; preds = %17, %4
  %7 = phi i32 [ 0, %4 ], [ %18, %17 ]
  %8 = phi i32 [ 0, %4 ], [ %19, %17 ]
  %9 = getelementptr %struct.v4l2_dv_timings, ptr @v4l2_dv_timings_presets, i32 %8
  %10 = tail call zeroext i1 @v4l2_valid_dv_timings(ptr noundef %9, ptr noundef %1, ptr noundef %2, ptr noundef %3)
  br i1 %10, label %11, label %17

11:                                               ; preds = %6
  %12 = add i32 %7, 1
  %13 = load i32, ptr %0, align 4
  %14 = icmp eq i32 %7, %13
  br i1 %14, label %15, label %17

15:                                               ; preds = %11
  %16 = getelementptr inbounds %struct.v4l2_enum_dv_timings, ptr %0, i32 0, i32 3
  tail call void @llvm.memcpy.p0.p0.i32(ptr noundef align 4 dereferenceable(132) %16, ptr noundef align 1 dereferenceable(132) %9, i32 132, i1 false)
  br label %23

17:                                               ; preds = %11, %6
  %18 = phi i32 [ %12, %11 ], [ %7, %6 ]
  %19 = add i32 %8, 1
  %20 = getelementptr [112 x %struct.v4l2_dv_timings], ptr @v4l2_dv_timings_presets, i32 0, i32 %19, i32 1
  %21 = load i32, ptr %20, align 1
  %22 = icmp eq i32 %21, 0
  br i1 %22, label %23, label %6

23:                                               ; preds = %17, %15
  %24 = phi i32 [ 0, %15 ], [ -22, %17 ]
  ret i32 %24
}

; Function Attrs: argmemonly nofree nounwind willreturn
declare void @llvm.memcpy.p0.p0.i32(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i32, i1 immarg) #2

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local zeroext i1 @v4l2_find_dv_timings_cap(ptr noundef %0, ptr nocapture noundef readonly %1, i32 noundef %2, ptr noundef %3, ptr noundef %4) #0 {
  %6 = tail call zeroext i1 @v4l2_valid_dv_timings(ptr noundef %0, ptr noundef %1, ptr noundef %3, ptr noundef %4)
  br i1 %6, label %7, label %42

7:                                                ; preds = %37, %5
  %8 = phi i32 [ %38, %37 ], [ 0, %5 ]
  %9 = getelementptr %struct.v4l2_dv_timings, ptr @v4l2_dv_timings_presets, i32 %8
  %10 = tail call zeroext i1 @v4l2_valid_dv_timings(ptr noundef %9, ptr noundef %1, ptr noundef %3, ptr noundef %4)
  br i1 %10, label %11, label %37

11:                                               ; preds = %7
  %12 = tail call zeroext i1 @v4l2_match_dv_timings(ptr noundef %0, ptr noundef %9, i32 noundef %2, i1 noundef zeroext false)
  br i1 %12, label %13, label %37

13:                                               ; preds = %11
  %14 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 16
  %15 = load i32, ptr %14, align 1
  tail call void @llvm.memcpy.p0.p0.i32(ptr noundef align 1 dereferenceable(132) %0, ptr noundef align 1 dereferenceable(132) %9, i32 132, i1 false)
  %16 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 15
  %17 = load i32, ptr %16, align 1
  %18 = and i32 %17, 4
  %19 = icmp eq i32 %18, 0
  br i1 %19, label %26, label %20

20:                                               ; preds = %13
  %21 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 10
  %22 = load i32, ptr %21, align 1
  %23 = icmp eq i32 %22, 8
  br i1 %23, label %24, label %26

24:                                               ; preds = %20
  %25 = load i32, ptr %14, align 1
  br label %33

26:                                               ; preds = %20, %13
  %27 = and i32 %17, 1
  %28 = icmp eq i32 %27, 0
  br i1 %28, label %42, label %29

29:                                               ; preds = %26
  %30 = load i32, ptr %14, align 1
  %31 = and i32 %30, 2
  %32 = icmp eq i32 %31, 0
  br i1 %32, label %42, label %33

33:                                               ; preds = %29, %24
  %34 = phi i32 [ %25, %24 ], [ %30, %29 ]
  %35 = and i32 %15, 4
  %36 = or i32 %34, %35
  store i32 %36, ptr %14, align 1
  br label %42

37:                                               ; preds = %11, %7
  %38 = add i32 %8, 1
  %39 = getelementptr [112 x %struct.v4l2_dv_timings], ptr @v4l2_dv_timings_presets, i32 0, i32 %38, i32 1
  %40 = load i32, ptr %39, align 1
  %41 = icmp eq i32 %40, 0
  br i1 %41, label %42, label %7

42:                                               ; preds = %37, %33, %29, %26, %5
  %43 = phi i1 [ false, %5 ], [ true, %33 ], [ true, %26 ], [ true, %29 ], [ false, %37 ]
  ret i1 %43
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sspstrong willreturn uwtable(sync)
define dso_local zeroext i1 @v4l2_match_dv_timings(ptr nocapture noundef readonly %0, ptr nocapture noundef readonly %1, i32 noundef %2, i1 noundef zeroext %3) #3 {
  %5 = load i32, ptr %0, align 1
  %6 = load i32, ptr %1, align 1
  %7 = or i32 %6, %5
  %8 = icmp eq i32 %7, 0
  br i1 %8, label %9, label %110

9:                                                ; preds = %4
  %10 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1
  %11 = load i32, ptr %10, align 1
  %12 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1
  %13 = load i32, ptr %12, align 1
  %14 = icmp eq i32 %11, %13
  br i1 %14, label %15, label %109

15:                                               ; preds = %9
  %16 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 1
  %17 = load i32, ptr %16, align 1
  %18 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 1
  %19 = load i32, ptr %18, align 1
  %20 = icmp eq i32 %17, %19
  br i1 %20, label %21, label %109

21:                                               ; preds = %15
  %22 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 2
  %23 = load i32, ptr %22, align 1
  %24 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 2
  %25 = load i32, ptr %24, align 1
  %26 = icmp eq i32 %23, %25
  br i1 %26, label %27, label %109

27:                                               ; preds = %21
  %28 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 3
  %29 = load i32, ptr %28, align 1
  %30 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 3
  %31 = load i32, ptr %30, align 1
  %32 = icmp eq i32 %29, %31
  br i1 %32, label %33, label %109

33:                                               ; preds = %27
  %34 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 4
  %35 = load i64, ptr %34, align 1
  %36 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 4
  %37 = load i64, ptr %36, align 1
  %38 = zext i32 %2 to i64
  %39 = sub i64 %37, %38
  %40 = icmp ult i64 %35, %39
  %41 = add i64 %37, %38
  %42 = icmp ugt i64 %35, %41
  %43 = or i1 %40, %42
  br i1 %43, label %109, label %44

44:                                               ; preds = %33
  %45 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 6
  %46 = load i32, ptr %45, align 1
  %47 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 6
  %48 = load i32, ptr %47, align 1
  %49 = icmp eq i32 %46, %48
  br i1 %49, label %50, label %109

50:                                               ; preds = %44
  %51 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 7
  %52 = load i32, ptr %51, align 1
  %53 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 7
  %54 = load i32, ptr %53, align 1
  %55 = icmp eq i32 %52, %54
  br i1 %55, label %56, label %109

56:                                               ; preds = %50
  %57 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 8
  %58 = load i32, ptr %57, align 1
  %59 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 8
  %60 = load i32, ptr %59, align 1
  %61 = icmp eq i32 %58, %60
  br i1 %61, label %62, label %109

62:                                               ; preds = %56
  %63 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 9
  %64 = load i32, ptr %63, align 1
  %65 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 9
  %66 = load i32, ptr %65, align 1
  %67 = icmp eq i32 %64, %66
  br i1 %67, label %68, label %109

68:                                               ; preds = %62
  %69 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 10
  %70 = load i32, ptr %69, align 1
  %71 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 10
  %72 = load i32, ptr %71, align 1
  %73 = icmp eq i32 %70, %72
  br i1 %73, label %74, label %109

74:                                               ; preds = %68
  %75 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 11
  %76 = load i32, ptr %75, align 1
  %77 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 11
  %78 = load i32, ptr %77, align 1
  %79 = icmp eq i32 %76, %78
  br i1 %79, label %80, label %109

80:                                               ; preds = %74
  br i1 %3, label %81, label %89

81:                                               ; preds = %80
  %82 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 16
  %83 = load i32, ptr %82, align 1
  %84 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 16
  %85 = load i32, ptr %84, align 1
  %86 = xor i32 %85, %83
  %87 = and i32 %86, 4
  %88 = icmp eq i32 %87, 0
  br i1 %88, label %89, label %109

89:                                               ; preds = %81, %80
  %90 = icmp eq i32 %23, 0
  br i1 %90, label %110, label %91

91:                                               ; preds = %89
  %92 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 12
  %93 = load i32, ptr %92, align 1
  %94 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 12
  %95 = load i32, ptr %94, align 1
  %96 = icmp eq i32 %93, %95
  br i1 %96, label %97, label %109

97:                                               ; preds = %91
  %98 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 13
  %99 = load i32, ptr %98, align 1
  %100 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 13
  %101 = load i32, ptr %100, align 1
  %102 = icmp eq i32 %99, %101
  br i1 %102, label %103, label %109

103:                                              ; preds = %97
  %104 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %0, i32 0, i32 1, i32 0, i32 14
  %105 = load i32, ptr %104, align 1
  %106 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 14
  %107 = load i32, ptr %106, align 1
  %108 = icmp eq i32 %105, %107
  br i1 %108, label %110, label %109

109:                                              ; preds = %103, %97, %91, %81, %74, %68, %62, %56, %50, %44, %33, %27, %21, %15, %9
  br label %110

110:                                              ; preds = %109, %103, %89, %4
  %111 = phi i1 [ false, %109 ], [ false, %4 ], [ true, %103 ], [ true, %89 ]
  ret i1 %111
}

; Function Attrs: argmemonly nofree nosync nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local zeroext i1 @v4l2_find_dv_timings_cea861_vic(ptr nocapture noundef writeonly %0, i8 noundef zeroext %1) #4 {
  br label %3

3:                                                ; preds = %16, %2
  %4 = phi ptr [ getelementptr inbounds (<{ { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, { i32, { %struct.v4l2_bt_timings, [4 x i8] } }, %struct.v4l2_dv_timings }>, ptr @v4l2_dv_timings_presets, i32 0, i32 0, i32 1, i32 0, i32 0), %2 ], [ %18, %16 ]
  %5 = phi i32 [ 0, %2 ], [ %17, %16 ]
  %6 = getelementptr inbounds %struct.v4l2_bt_timings, ptr %4, i32 0, i32 15
  %7 = load i32, ptr %6, align 1
  %8 = and i32 %7, 128
  %9 = icmp eq i32 %8, 0
  br i1 %9, label %16, label %10

10:                                               ; preds = %3
  %11 = getelementptr inbounds %struct.v4l2_bt_timings, ptr %4, i32 0, i32 17
  %12 = load i8, ptr %11, align 1
  %13 = icmp eq i8 %12, %1
  br i1 %13, label %14, label %16

14:                                               ; preds = %10
  %15 = getelementptr [112 x %struct.v4l2_dv_timings], ptr @v4l2_dv_timings_presets, i32 0, i32 %5
  tail call void @llvm.memcpy.p0.p0.i32(ptr noundef align 1 dereferenceable(132) %0, ptr noundef align 1 dereferenceable(132) %15, i32 132, i1 false)
  br label %21

16:                                               ; preds = %10, %3
  %17 = add i32 %5, 1
  %18 = getelementptr [112 x %struct.v4l2_dv_timings], ptr @v4l2_dv_timings_presets, i32 0, i32 %17, i32 1
  %19 = load i32, ptr %18, align 1
  %20 = icmp eq i32 %19, 0
  br i1 %20, label %21, label %3

21:                                               ; preds = %16, %14
  %22 = phi i1 [ true, %14 ], [ false, %16 ]
  ret i1 %22
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local void @v4l2_print_dv_timings(ptr noundef %0, ptr noundef %1, ptr noundef readonly %2, i1 noundef zeroext %3) #0 {
  %5 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1
  %6 = load i32, ptr %2, align 1
  %7 = icmp eq i32 %6, 0
  br i1 %7, label %8, label %185

8:                                                ; preds = %4
  %9 = load i32, ptr %5, align 1
  %10 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 6
  %11 = load i32, ptr %10, align 1
  %12 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 7
  %13 = load i32, ptr %12, align 1
  %14 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 8
  %15 = load i32, ptr %14, align 1
  %16 = add i32 %11, %9
  %17 = add i32 %16, %13
  %18 = add i32 %17, %15
  %19 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 1
  %20 = load i32, ptr %19, align 1
  %21 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 9
  %22 = load i32, ptr %21, align 1
  %23 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 10
  %24 = load i32, ptr %23, align 1
  %25 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 11
  %26 = load i32, ptr %25, align 1
  %27 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 12
  %28 = load i32, ptr %27, align 1
  %29 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 13
  %30 = load i32, ptr %29, align 1
  %31 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 14
  %32 = load i32, ptr %31, align 1
  %33 = add i32 %22, %20
  %34 = add i32 %33, %24
  %35 = add i32 %34, %26
  %36 = add i32 %35, %28
  %37 = add i32 %36, %30
  %38 = add i32 %37, %32
  %39 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 2
  %40 = load i32, ptr %39, align 1
  %41 = icmp eq i32 %40, 0
  %42 = xor i1 %41, true
  %43 = zext i1 %42 to i32
  %44 = lshr i32 %38, %43
  %45 = mul i32 %44, %18
  %46 = icmp eq i32 %45, 0
  br i1 %46, label %59, label %47

47:                                               ; preds = %8
  %48 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 4
  %49 = load i64, ptr %48, align 1
  %50 = mul i64 %49, 100
  %51 = icmp ult i64 %50, 4294967296
  br i1 %51, label %52, label %55, !prof !8

52:                                               ; preds = %47
  %53 = trunc i64 %50 to i32
  %54 = udiv i32 %53, %45
  br label %59

55:                                               ; preds = %47
  %56 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %45, i64 %50) #13, !srcloc !9
  %57 = extractvalue { i64, i64 } %56, 1
  %58 = trunc i64 %57 to i32
  br label %59

59:                                               ; preds = %55, %52, %8
  %60 = phi i32 [ 0, %8 ], [ %54, %52 ], [ %58, %55 ]
  %61 = icmp eq ptr %1, null
  %62 = select i1 %61, ptr @.str, ptr %1
  %63 = select i1 %41, ptr @.str.3, ptr @.str.2
  %64 = freeze i32 %60
  %65 = udiv i32 %64, 100
  %66 = mul i32 %65, 100
  %67 = sub i32 %64, %66
  %68 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef %0, ptr noundef %62, i32 noundef %9, i32 noundef %20, ptr noundef nonnull %63, i32 noundef %65, i32 noundef %67, i32 noundef %18, i32 noundef %44) #14
  br i1 %3, label %69, label %185

69:                                               ; preds = %59
  %70 = load i32, ptr %10, align 1
  %71 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 3
  %72 = load i32, ptr %71, align 1
  %73 = and i32 %72, 2
  %74 = icmp eq i32 %73, 0
  %75 = select i1 %74, ptr @.str.6, ptr @.str.5
  %76 = load i32, ptr %12, align 1
  %77 = load i32, ptr %14, align 1
  %78 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.4, ptr noundef %0, i32 noundef %70, ptr noundef nonnull %75, i32 noundef %76, i32 noundef %77) #14
  %79 = load i32, ptr %21, align 1
  %80 = load i32, ptr %71, align 1
  %81 = and i32 %80, 1
  %82 = icmp eq i32 %81, 0
  %83 = select i1 %82, ptr @.str.6, ptr @.str.5
  %84 = load i32, ptr %23, align 1
  %85 = load i32, ptr %25, align 1
  %86 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.7, ptr noundef %0, i32 noundef %79, ptr noundef nonnull %83, i32 noundef %84, i32 noundef %85) #14
  %87 = load i32, ptr %39, align 1
  %88 = icmp eq i32 %87, 0
  br i1 %88, label %98, label %89

89:                                               ; preds = %69
  %90 = load i32, ptr %27, align 1
  %91 = load i32, ptr %71, align 1
  %92 = and i32 %91, 1
  %93 = icmp eq i32 %92, 0
  %94 = select i1 %93, ptr @.str.6, ptr @.str.5
  %95 = load i32, ptr %29, align 1
  %96 = load i32, ptr %31, align 1
  %97 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.8, ptr noundef %0, i32 noundef %90, ptr noundef nonnull %94, i32 noundef %95, i32 noundef %96) #14
  br label %98

98:                                               ; preds = %89, %69
  %99 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 4
  %100 = load i64, ptr %99, align 1
  %101 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.9, ptr noundef %0, i64 noundef %100) #14
  %102 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 16
  %103 = load i32, ptr %102, align 1
  %104 = and i32 %103, 1
  %105 = icmp eq i32 %104, 0
  %106 = select i1 %105, ptr @.str, ptr @.str.11
  br i1 %105, label %111, label %107

107:                                              ; preds = %98
  %108 = load i32, ptr %23, align 1
  %109 = icmp eq i32 %108, 8
  %110 = select i1 %109, ptr @.str.12, ptr @.str
  br label %111

111:                                              ; preds = %107, %98
  %112 = phi ptr [ @.str, %98 ], [ %110, %107 ]
  %113 = and i32 %103, 2
  %114 = icmp eq i32 %113, 0
  %115 = select i1 %114, ptr @.str, ptr @.str.13
  %116 = and i32 %103, 4
  %117 = icmp eq i32 %116, 0
  %118 = select i1 %117, ptr @.str, ptr @.str.14
  %119 = and i32 %103, 8
  %120 = icmp eq i32 %119, 0
  %121 = select i1 %120, ptr @.str, ptr @.str.15
  %122 = and i32 %103, 16
  %123 = icmp eq i32 %122, 0
  %124 = select i1 %123, ptr @.str, ptr @.str.16
  %125 = and i32 %103, 32
  %126 = icmp eq i32 %125, 0
  %127 = select i1 %126, ptr @.str, ptr @.str.17
  %128 = and i32 %103, 64
  %129 = icmp eq i32 %128, 0
  %130 = select i1 %129, ptr @.str, ptr @.str.18
  %131 = and i32 %103, 128
  %132 = icmp eq i32 %131, 0
  %133 = select i1 %132, ptr @.str, ptr @.str.19
  %134 = and i32 %103, 256
  %135 = icmp eq i32 %134, 0
  %136 = select i1 %135, ptr @.str, ptr @.str.20
  %137 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.10, ptr noundef %0, i32 noundef %103, ptr noundef nonnull %106, ptr noundef nonnull %112, ptr noundef nonnull %115, ptr noundef nonnull %118, ptr noundef nonnull %121, ptr noundef nonnull %124, ptr noundef nonnull %127, ptr noundef nonnull %130, ptr noundef nonnull %133, ptr noundef nonnull %136) #14
  %138 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 15
  %139 = load i32, ptr %138, align 1
  %140 = and i32 %139, 1
  %141 = icmp eq i32 %140, 0
  %142 = select i1 %141, ptr @.str, ptr @.str.22
  %143 = and i32 %139, 2
  %144 = icmp eq i32 %143, 0
  %145 = select i1 %144, ptr @.str, ptr @.str.23
  %146 = and i32 %139, 4
  %147 = icmp eq i32 %146, 0
  %148 = select i1 %147, ptr @.str, ptr @.str.24
  %149 = and i32 %139, 8
  %150 = icmp eq i32 %149, 0
  %151 = select i1 %150, ptr @.str, ptr @.str.25
  %152 = and i32 %139, 16
  %153 = icmp eq i32 %152, 0
  %154 = select i1 %153, ptr @.str, ptr @.str.26
  %155 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.21, ptr noundef %0, i32 noundef %139, ptr noundef nonnull %142, ptr noundef nonnull %145, ptr noundef nonnull %148, ptr noundef nonnull %151, ptr noundef nonnull %154) #14
  %156 = load i32, ptr %102, align 1
  %157 = and i32 %156, 64
  %158 = icmp eq i32 %157, 0
  br i1 %158, label %166, label %159

159:                                              ; preds = %111
  %160 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 17
  %161 = load i32, ptr %160, align 1
  %162 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 18
  %163 = load i32, ptr %162, align 1
  %164 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.27, ptr noundef %0, i32 noundef %161, i32 noundef %163) #14
  %165 = load i32, ptr %102, align 1
  br label %166

166:                                              ; preds = %159, %111
  %167 = phi i32 [ %165, %159 ], [ %156, %111 ]
  %168 = and i32 %167, 128
  %169 = icmp eq i32 %168, 0
  br i1 %169, label %176, label %170

170:                                              ; preds = %166
  %171 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %2, i32 0, i32 1, i32 0, i32 19
  %172 = load i8, ptr %171, align 1
  %173 = zext i8 %172 to i32
  %174 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.28, ptr noundef %0, i32 noundef %173) #14
  %175 = load i32, ptr %102, align 1
  br label %176

176:                                              ; preds = %170, %166
  %177 = phi i32 [ %175, %170 ], [ %167, %166 ]
  %178 = and i32 %177, 256
  %179 = icmp eq i32 %178, 0
  br i1 %179, label %185, label %180

180:                                              ; preds = %176
  %181 = getelementptr inbounds %struct.v4l2_bt_timings, ptr %5, i32 0, i32 18
  %182 = load i8, ptr %181, align 1
  %183 = zext i8 %182 to i32
  %184 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.29, ptr noundef %0, i32 noundef %183) #14
  br label %185

185:                                              ; preds = %180, %176, %59, %4
  ret void
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #5

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local void @v4l2_dv_timings_aspect_ratio(ptr noalias nocapture sret(%struct.v4l2_fract) align 4 %0, ptr nocapture noundef readonly %1) #0 {
  %3 = alloca i32, align 4
  %4 = alloca i32, align 4
  store i64 4294967297, ptr %0, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %3) #12
  store i32 0, ptr %3, align 4, !annotation !10
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %4) #12
  store i32 0, ptr %4, align 4, !annotation !10
  %5 = load i32, ptr %1, align 1
  %6 = icmp eq i32 %5, 0
  br i1 %6, label %7, label %26

7:                                                ; preds = %2
  %8 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 16
  %9 = load i32, ptr %8, align 1
  %10 = and i32 %9, 64
  %11 = icmp eq i32 %10, 0
  br i1 %11, label %26, label %12

12:                                               ; preds = %7
  %13 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1
  %14 = load i32, ptr %13, align 1
  %15 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 17
  %16 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 18
  %17 = load i32, ptr %16, align 1
  %18 = mul i32 %17, %14
  %19 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 1
  %20 = load i32, ptr %19, align 1
  %21 = load i32, ptr %15, align 1
  %22 = mul i32 %21, %20
  %23 = getelementptr inbounds %struct.v4l2_fract, ptr %0, i32 0, i32 1
  call void @rational_best_approximation(i32 noundef %18, i32 noundef %22, i32 noundef %18, i32 noundef %22, ptr noundef nonnull %3, ptr noundef nonnull %4) #12
  %24 = load i32, ptr %3, align 4
  store i32 %24, ptr %0, align 4
  %25 = load i32, ptr %4, align 4
  store i32 %25, ptr %23, align 4
  br label %26

26:                                               ; preds = %12, %7, %2
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %4) #12
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %3) #12
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @rational_best_approximation(i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #6

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local void @v4l2_calc_timeperframe(ptr noalias nocapture writeonly sret(%struct.v4l2_fract) align 4 %0, ptr nocapture noundef readonly %1) #0 {
  %3 = alloca i32, align 4
  %4 = alloca i32, align 4
  store i64 4294967297, ptr %0, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %3) #12
  store i32 0, ptr %3, align 4, !annotation !10
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %4) #12
  store i32 0, ptr %4, align 4, !annotation !10
  %5 = load i32, ptr %1, align 1
  %6 = icmp eq i32 %5, 0
  br i1 %6, label %7, label %74

7:                                                ; preds = %2
  %8 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1
  %9 = load i32, ptr %8, align 1
  %10 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 6
  %11 = load i32, ptr %10, align 1
  %12 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 7
  %13 = load i32, ptr %12, align 1
  %14 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 8
  %15 = load i32, ptr %14, align 1
  %16 = add i32 %11, %9
  %17 = add i32 %16, %13
  %18 = add i32 %17, %15
  %19 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 1
  %20 = load i32, ptr %19, align 1
  %21 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 9
  %22 = load i32, ptr %21, align 1
  %23 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 10
  %24 = load i32, ptr %23, align 1
  %25 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 11
  %26 = load i32, ptr %25, align 1
  %27 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 12
  %28 = load i32, ptr %27, align 1
  %29 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 13
  %30 = load i32, ptr %29, align 1
  %31 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 14
  %32 = load i32, ptr %31, align 1
  %33 = add i32 %22, %20
  %34 = add i32 %33, %24
  %35 = add i32 %34, %26
  %36 = add i32 %35, %28
  %37 = add i32 %36, %30
  %38 = add i32 %37, %32
  %39 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 4
  %40 = load i64, ptr %39, align 1
  %41 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %1, i32 0, i32 1, i32 0, i32 16
  %42 = load i32, ptr %41, align 1
  %43 = and i32 %42, 516
  %44 = icmp eq i32 %43, 516
  br i1 %44, label %45, label %53

45:                                               ; preds = %7
  %46 = mul i64 %40, 1000
  %47 = tail call { i64, i32 } asm "umull\09${0:Q}, ${0:R}, ${2:Q}, ${3:Q}\0A\09cmn\09${0:Q}, ${2:Q}\0A\09adcs\09${0:R}, ${0:R}, ${2:R}\0A\09adc\09${0:Q}, $1, #0", "=&r,=&{r12},r,r,1,~{cc}"(i64 -9011446405638332408, i64 %46, i32 0) #13, !srcloc !11
  %48 = extractvalue { i64, i32 } %47, 0
  %49 = extractvalue { i64, i32 } %47, 1
  %50 = tail call { i64, i32 } asm "umlal\09${0:R}, ${0:Q}, ${2:R}, ${3:Q}\0A\09umlal\09${0:R}, $1, ${2:Q}, ${3:R}\0A\09mov\09${0:R}, #0\0A\09adds\09${0:Q}, $1, ${0:Q}\0A\09adc\09${0:R}, ${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${2:R}, ${3:R}", "=&r,=&{r12},r,r,0,1,~{cc}"(i64 -9011446405638332408, i64 %46, i64 %48, i32 %49) #13, !srcloc !12
  %51 = extractvalue { i64, i32 } %50, 0
  %52 = lshr i64 %51, 9
  br label %53

53:                                               ; preds = %45, %7
  %54 = phi i64 [ %52, %45 ], [ %40, %7 ]
  %55 = mul i32 %38, %18
  %56 = icmp eq i32 %55, 0
  br i1 %56, label %74, label %57

57:                                               ; preds = %53
  %58 = mul i64 %54, 100
  %59 = icmp ult i64 %58, 4294967296
  br i1 %59, label %60, label %63, !prof !8

60:                                               ; preds = %57
  %61 = trunc i64 %58 to i32
  %62 = udiv i32 %61, %55
  br label %67

63:                                               ; preds = %57
  %64 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %55, i64 %58) #13, !srcloc !9
  %65 = extractvalue { i64, i64 } %64, 1
  %66 = trunc i64 %65 to i32
  br label %67

67:                                               ; preds = %63, %60
  %68 = phi i32 [ %62, %60 ], [ %66, %63 ]
  %69 = icmp eq i32 %68, 0
  br i1 %69, label %74, label %70

70:                                               ; preds = %67
  call void @rational_best_approximation(i32 noundef %68, i32 noundef 100, i32 noundef %68, i32 noundef 100, ptr noundef nonnull %3, ptr noundef nonnull %4) #12
  %71 = load i32, ptr %4, align 4
  store i32 %71, ptr %0, align 4
  %72 = load i32, ptr %3, align 4
  %73 = getelementptr inbounds %struct.v4l2_fract, ptr %0, i32 0, i32 1
  store i32 %72, ptr %73, align 4
  br label %74

74:                                               ; preds = %70, %67, %53, %2
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %4) #12
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %3) #12
  ret void
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync)
define dso_local zeroext i1 @v4l2_detect_cvt(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3, i32 noundef %4, i1 noundef zeroext %5, ptr nocapture noundef %6) #7 {
  %8 = add i32 %2, -9
  %9 = icmp ult i32 %8, -5
  br i1 %9, label %146, label %10

10:                                               ; preds = %7
  %11 = icmp eq i32 %4, 1
  %12 = add i32 %4, -1
  %13 = icmp ult i32 %12, 2
  br i1 %13, label %14, label %146

14:                                               ; preds = %10
  %15 = icmp ne i32 %2, 8
  %16 = or i1 %15, %11
  %17 = icmp ne i32 %3, 0
  %18 = or i1 %17, %16
  %19 = xor i1 %18, true
  %20 = icmp ugt i32 %2, 7
  %21 = and i1 %20, %16
  %22 = or i1 %21, %19
  %23 = icmp eq i32 %1, 0
  %24 = or i1 %23, %22
  br i1 %24, label %146, label %25

25:                                               ; preds = %14
  br i1 %11, label %36, label %26

26:                                               ; preds = %25
  %27 = mul i32 %1, 460
  %28 = udiv i32 %27, 1000000
  br i1 %16, label %32, label %29

29:                                               ; preds = %26
  %30 = call i32 @llvm.smax.i32(i32 %28, i32 14)
  %31 = add nsw i32 %30, -13
  br label %42

32:                                               ; preds = %26
  %33 = sub nsw i32 %28, %2
  %34 = tail call i32 @llvm.smax.i32(i32 %33, i32 9)
  %35 = add nsw i32 %34, -2
  br label %42

36:                                               ; preds = %25
  %37 = mul i32 %1, 550
  %38 = udiv i32 %37, 1000000
  %39 = sub nsw i32 1, %2
  %40 = add nsw i32 %39, %38
  %41 = tail call i32 @llvm.smax.i32(i32 %40, i32 7)
  br label %42

42:                                               ; preds = %36, %32, %29
  %43 = phi i32 [ 6, %29 ], [ %35, %32 ], [ %41, %36 ]
  %44 = phi i32 [ %31, %29 ], [ 3, %32 ], [ 3, %36 ]
  br i1 %5, label %45, label %50

45:                                               ; preds = %42
  %46 = add nuw nsw i32 %44, %2
  %47 = add nuw nsw i32 %46, %43
  %48 = mul nsw i32 %47, -2
  %49 = add i32 %48, %0
  br label %55

50:                                               ; preds = %42
  %51 = add i32 %0, 1
  %52 = add nuw nsw i32 %43, %2
  %53 = add nuw nsw i32 %52, %44
  %54 = sub i32 %51, %53
  br label %55

55:                                               ; preds = %50, %45
  %56 = phi i32 [ %49, %45 ], [ %54, %50 ]
  %57 = and i32 %56, -2
  %58 = icmp slt i32 %57, 0
  br i1 %58, label %146, label %59

59:                                               ; preds = %55
  switch i32 %2, label %146 [
    i32 4, label %60
    i32 5, label %63
    i32 6, label %66
    i32 7, label %69
    i32 8, label %70
  ]

60:                                               ; preds = %59
  %61 = shl i32 %57, 2
  %62 = sdiv i32 %61, 3
  br label %70

63:                                               ; preds = %59
  %64 = shl i32 %57, 4
  %65 = sdiv i32 %64, 9
  br label %70

66:                                               ; preds = %59
  %67 = shl i32 %57, 4
  %68 = sdiv i32 %67, 10
  br label %70

69:                                               ; preds = %59
  switch i32 %57, label %146 [
    i32 1024, label %70
    i32 768, label %70
  ]

70:                                               ; preds = %69, %69, %66, %63, %60, %59
  %71 = phi i32 [ %68, %66 ], [ %65, %63 ], [ %62, %60 ], [ 1280, %69 ], [ 1280, %69 ], [ %3, %59 ]
  %72 = and i32 %71, -8
  %73 = select i1 %16, i32 %72, i32 %71
  br i1 %11, label %84, label %74

74:                                               ; preds = %70
  %75 = select i1 %16, i32 160, i32 80
  %76 = select i1 %16, i32 250000, i32 1000
  %77 = add i32 %73, %75
  %78 = mul i32 %77, %1
  %79 = urem i32 %78, %76
  %80 = sub i32 %78, %79
  %81 = lshr exact i32 %75, 1
  %82 = add nsw i32 %75, -32
  %83 = sub nsw i32 %82, %81
  br label %102

84:                                               ; preds = %70
  %85 = udiv i32 30000000, %1
  %86 = sub nsw i32 3000, %85
  %87 = tail call i32 @llvm.umax.i32(i32 %86, i32 2000)
  %88 = mul i32 %87, %73
  %89 = sub i32 10000, %87
  %90 = udiv i32 %88, %89
  %91 = sdiv i32 %90, 16
  %92 = shl nsw i32 %91, 4
  %93 = add i32 %92, %73
  %94 = mul i32 %93, %1
  %95 = urem i32 %94, 250000
  %96 = sub i32 %94, %95
  %97 = shl i32 %93, 3
  %98 = sdiv i32 %97, 800
  %99 = shl nsw i32 %98, 3
  %100 = sub nsw i32 %91, %98
  %101 = shl nsw i32 %100, 3
  br label %102

102:                                              ; preds = %84, %74
  %103 = phi i32 [ 32, %74 ], [ %99, %84 ]
  %104 = phi i32 [ %77, %74 ], [ %93, %84 ]
  %105 = phi i32 [ %80, %74 ], [ %96, %84 ]
  %106 = phi i32 [ %83, %74 ], [ %101, %84 ]
  store i32 0, ptr %6, align 1
  %107 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1
  %108 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 3
  store i32 %4, ptr %108, align 1
  store i32 %73, ptr %107, align 1
  %109 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 1
  store i32 %57, ptr %109, align 1
  %110 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 6
  store i32 %106, ptr %110, align 1
  %111 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 9
  store i32 %44, ptr %111, align 1
  %112 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 7
  store i32 %103, ptr %112, align 1
  %113 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 10
  store i32 %2, ptr %113, align 1
  %114 = add i32 %103, %73
  %115 = add i32 %114, %106
  %116 = sub i32 %104, %115
  %117 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 8
  store i32 %116, ptr %117, align 1
  %118 = add nuw nsw i32 %44, %2
  br i1 %5, label %122, label %119

119:                                              ; preds = %102
  %120 = add nuw i32 %118, %57
  %121 = sub i32 %0, %120
  br label %134

122:                                              ; preds = %102
  %123 = mul nsw i32 %118, -2
  %124 = add i32 %123, %0
  %125 = sub i32 %124, %57
  %126 = lshr i32 %125, 1
  %127 = sub i32 %125, %126
  %128 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 14
  store i32 %127, ptr %128, align 1
  %129 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 12
  store i32 %44, ptr %129, align 1
  %130 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 13
  store i32 %2, ptr %130, align 1
  %131 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 16
  %132 = load i32, ptr %131, align 1
  %133 = or i32 %132, 8
  store i32 %133, ptr %131, align 1
  br label %134

134:                                              ; preds = %122, %119
  %135 = phi i32 [ %126, %122 ], [ %121, %119 ]
  %136 = phi i32 [ 1, %122 ], [ 0, %119 ]
  %137 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 11
  store i32 %135, ptr %137, align 1
  %138 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 2
  store i32 %136, ptr %138, align 1
  %139 = zext i32 %105 to i64
  %140 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 4
  store i64 %139, ptr %140, align 1
  %141 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 15
  store i32 4, ptr %141, align 1
  br i1 %11, label %146, label %142

142:                                              ; preds = %134
  %143 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 16
  %144 = load i32, ptr %143, align 1
  %145 = or i32 %144, 1
  store i32 %145, ptr %143, align 1
  br label %146

146:                                              ; preds = %142, %134, %69, %59, %55, %14, %10, %7
  %147 = phi i1 [ false, %7 ], [ false, %14 ], [ false, %55 ], [ false, %69 ], [ false, %59 ], [ true, %142 ], [ true, %134 ], [ false, %10 ]
  ret i1 %147
}

; Function Attrs: argmemonly nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local zeroext i1 @v4l2_detect_gtf(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3, i1 noundef zeroext %4, [2 x i32] %5, ptr nocapture noundef %6) #8 {
  %8 = extractvalue [2 x i32] %5, 0
  %9 = extractvalue [2 x i32] %5, 1
  %10 = icmp eq i32 %2, 3
  br i1 %10, label %11, label %133

11:                                               ; preds = %7
  %12 = icmp eq i32 %3, 1
  %13 = add i32 %3, -3
  %14 = icmp ult i32 %13, -2
  %15 = icmp eq i32 %1, 0
  %16 = or i1 %15, %14
  br i1 %16, label %133, label %17

17:                                               ; preds = %11
  %18 = mul i32 %1, 550
  %19 = add i32 %18, 500000
  %20 = udiv i32 %19, 1000000
  %21 = mul nsw i32 %20, -2
  %22 = add i32 %21, %0
  %23 = add i32 %22, -2
  %24 = sub i32 %0, %20
  %25 = select i1 %4, i32 %23, i32 %24
  %26 = and i32 %25, -2
  %27 = icmp slt i32 %26, 0
  br i1 %27, label %133, label %28

28:                                               ; preds = %17
  %29 = icmp eq i32 %8, 0
  %30 = icmp eq i32 %9, 0
  %31 = select i1 %29, i1 true, i1 %30
  %32 = select i1 %31, i32 16, i32 %8
  %33 = select i1 %31, i32 9, i32 %9
  %34 = mul i32 %26, %32
  %35 = udiv i32 %34, %33
  %36 = add i32 %35, 4
  %37 = and i32 %36, -8
  br i1 %12, label %38, label %59

38:                                               ; preds = %28
  %39 = mul i32 %37, 30
  %40 = sext i32 %39 to i64
  %41 = zext i32 %1 to i64
  %42 = mul nsw i64 %40, %41
  %43 = sext i32 %37 to i64
  %44 = mul nsw i64 %43, -300000
  %45 = mul i32 %1, 1120
  %46 = add i32 %45, 4800000
  %47 = lshr exact i32 %46, 1
  %48 = zext i32 %47 to i64
  %49 = add nsw i64 %44, %48
  %50 = add i64 %49, %42
  %51 = icmp ult i64 %50, 4294967296
  br i1 %51, label %52, label %55, !prof !8

52:                                               ; preds = %38
  %53 = trunc i64 %50 to i32
  %54 = udiv i32 %53, %46
  br label %80

55:                                               ; preds = %38
  %56 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %46, i64 %50) #13, !srcloc !9
  %57 = extractvalue { i64, i64 } %56, 1
  %58 = trunc i64 %57 to i32
  br label %80

59:                                               ; preds = %28
  %60 = mul i32 %37, 37
  %61 = sext i32 %60 to i64
  %62 = zext i32 %1 to i64
  %63 = mul nsw i64 %61, %62
  %64 = sext i32 %37 to i64
  %65 = mul nsw i64 %64, -1800000
  %66 = mul i32 %1, 1008
  %67 = add i32 %66, 28800000
  %68 = lshr exact i32 %67, 1
  %69 = zext i32 %68 to i64
  %70 = add nsw i64 %65, %69
  %71 = add i64 %70, %63
  %72 = icmp ult i64 %71, 4294967296
  br i1 %72, label %73, label %76, !prof !8

73:                                               ; preds = %59
  %74 = trunc i64 %71 to i32
  %75 = udiv i32 %74, %67
  br label %80

76:                                               ; preds = %59
  %77 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %67, i64 %71) #13, !srcloc !9
  %78 = extractvalue { i64, i64 } %77, 1
  %79 = trunc i64 %78 to i32
  br label %80

80:                                               ; preds = %76, %73, %55, %52
  %81 = phi i32 [ %54, %52 ], [ %58, %55 ], [ %75, %73 ], [ %79, %76 ]
  %82 = shl i32 %81, 4
  %83 = add i32 %82, %37
  %84 = mul i32 %83, %1
  %85 = srem i32 %84, 250000
  %86 = sub i32 %84, %85
  %87 = shl i32 %83, 3
  %88 = or i32 %87, 50
  %89 = sdiv i32 %88, 100
  %90 = icmp sgt i32 %88, 99
  %91 = select i1 %90, i32 4, i32 -4
  %92 = add nsw i32 %91, %89
  %93 = sdiv i32 %92, 8
  %94 = shl nsw i32 %93, 3
  %95 = sdiv i32 %82, 2
  %96 = sub nsw i32 %95, %94
  store i32 0, ptr %6, align 1
  %97 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1
  %98 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 3
  store i32 %3, ptr %98, align 1
  store i32 %37, ptr %97, align 1
  %99 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 1
  store i32 %26, ptr %99, align 1
  %100 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 6
  store i32 %96, ptr %100, align 1
  %101 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 9
  store i32 1, ptr %101, align 1
  %102 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 7
  store i32 %94, ptr %102, align 1
  %103 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 10
  store i32 3, ptr %103, align 1
  %104 = sub i32 %82, %95
  %105 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 8
  store i32 %104, ptr %105, align 1
  br i1 %4, label %110, label %106

106:                                              ; preds = %80
  %107 = or i32 %25, 1
  %108 = add i32 %0, -3
  %109 = sub i32 %108, %107
  br label %121

110:                                              ; preds = %80
  %111 = sub i32 %0, %26
  %112 = add i32 %111, -8
  %113 = lshr i32 %112, 1
  %114 = sub i32 %112, %113
  %115 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 14
  store i32 %114, ptr %115, align 1
  %116 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 12
  store i32 1, ptr %116, align 1
  %117 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 13
  store i32 3, ptr %117, align 1
  %118 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 16
  %119 = load i32, ptr %118, align 1
  %120 = or i32 %119, 8
  store i32 %120, ptr %118, align 1
  br label %121

121:                                              ; preds = %110, %106
  %122 = phi i32 [ %113, %110 ], [ %109, %106 ]
  %123 = phi i32 [ 1, %110 ], [ 0, %106 ]
  %124 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 11
  store i32 %122, ptr %124, align 1
  %125 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 2
  store i32 %123, ptr %125, align 1
  %126 = sext i32 %86 to i64
  %127 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 4
  store i64 %126, ptr %127, align 1
  %128 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 15
  store i32 8, ptr %128, align 1
  br i1 %12, label %133, label %129

129:                                              ; preds = %121
  %130 = getelementptr inbounds %struct.v4l2_dv_timings, ptr %6, i32 0, i32 1, i32 0, i32 16
  %131 = load i32, ptr %130, align 1
  %132 = or i32 %131, 1
  store i32 %132, ptr %130, align 1
  br label %133

133:                                              ; preds = %129, %121, %17, %11, %7
  %134 = phi i1 [ false, %7 ], [ false, %17 ], [ true, %129 ], [ true, %121 ], [ false, %11 ]
  ret i1 %134
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync)
define dso_local void @v4l2_calc_aspect_ratio(ptr noalias nocapture sret(%struct.v4l2_fract) align 4 %0, i8 noundef zeroext %1, i8 noundef zeroext %2) #9 {
  store i64 38654705680, ptr %0, align 4
  %4 = icmp eq i8 %1, 0
  %5 = or i8 %2, %1
  %6 = icmp eq i8 %5, 0
  br i1 %6, label %26, label %7

7:                                                ; preds = %3
  %8 = zext i8 %1 to i32
  %9 = icmp ne i8 %1, 0
  %10 = icmp ne i8 %2, 0
  %11 = and i1 %9, %10
  br i1 %11, label %12, label %15

12:                                               ; preds = %7
  %13 = zext i8 %2 to i32
  store i32 %8, ptr %0, align 4
  %14 = getelementptr inbounds %struct.v4l2_fract, ptr %0, i32 0, i32 1
  store i32 %13, ptr %14, align 4
  br label %26

15:                                               ; preds = %7
  switch i8 %5, label %18 [
    i8 79, label %20
    i8 34, label %16
    i8 68, label %17
  ]

16:                                               ; preds = %15
  br label %20

17:                                               ; preds = %15
  br label %20

18:                                               ; preds = %15
  %19 = add nuw nsw i32 %8, 99
  br label %20

20:                                               ; preds = %18, %17, %16, %15
  %21 = phi i32 [ 4, %16 ], [ %19, %18 ], [ 15, %17 ], [ 16, %15 ]
  %22 = phi i32 [ 3, %16 ], [ 100, %18 ], [ 9, %17 ], [ 9, %15 ]
  store i32 %21, ptr %0, align 4
  %23 = getelementptr inbounds %struct.v4l2_fract, ptr %0, i32 0, i32 1
  store i32 %22, ptr %23, align 4
  br i1 %4, label %24, label %26

24:                                               ; preds = %20
  %25 = getelementptr inbounds %struct.v4l2_fract, ptr %0, i32 0, i32 1
  store i32 %21, ptr %25, align 4
  store i32 %22, ptr %0, align 4
  br label %26

26:                                               ; preds = %24, %20, %12, %3
  ret void
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync)
define dso_local void @v4l2_hdmi_rx_colorimetry(ptr noalias writeonly sret(%struct.v4l2_hdmi_colorimetry) align 4 %0, ptr nocapture noundef readonly %1, ptr noundef readonly %2, i32 noundef %3) #7 {
  tail call void @llvm.memcpy.p0.p0.i32(ptr noundef align 4 dereferenceable(16) %0, ptr noundef nonnull align 4 dereferenceable(16) @__const.v4l2_hdmi_rx_colorimetry.c, i32 16, i1 false)
  %5 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 12
  %6 = load i8, ptr %5, align 4
  %7 = icmp eq i8 %6, 0
  br i1 %7, label %8, label %14

8:                                                ; preds = %4
  %9 = icmp eq ptr %2, null
  br i1 %9, label %14, label %10

10:                                               ; preds = %8
  %11 = getelementptr inbounds %struct.hdmi_vendor_infoframe, ptr %2, i32 0, i32 4
  %12 = load i8, ptr %11, align 4
  %13 = icmp ne i8 %12, 0
  br label %14

14:                                               ; preds = %10, %8, %4
  %15 = phi i1 [ true, %4 ], [ false, %8 ], [ %13, %10 ]
  %16 = icmp ult i32 %3, 577
  %17 = icmp ugt i8 %6, 1
  %18 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 3
  %19 = load i32, ptr %18, align 4
  %20 = icmp eq i32 %19, 0
  br i1 %20, label %21, label %41

21:                                               ; preds = %14
  %22 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 5
  %23 = load i32, ptr %22, align 4
  %24 = icmp eq i32 %23, 3
  br i1 %24, label %25, label %33

25:                                               ; preds = %21
  %26 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 9
  %27 = load i32, ptr %26, align 4
  switch i32 %27, label %33 [
    i32 4, label %29
    i32 6, label %28
  ]

28:                                               ; preds = %25
  br label %29

29:                                               ; preds = %28, %25
  %30 = phi i32 [ 10, %28 ], [ 9, %25 ]
  %31 = phi i32 [ 1, %28 ], [ 3, %25 ]
  store i32 %30, ptr %0, align 4
  %32 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 %31, ptr %32, align 4
  br label %33

33:                                               ; preds = %29, %25, %21
  %34 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 10
  %35 = load i32, ptr %34, align 4
  switch i32 %35, label %38 [
    i32 1, label %36
    i32 2, label %81
  ]

36:                                               ; preds = %33
  %37 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 2
  store i32 2, ptr %37, align 4
  br label %81

38:                                               ; preds = %33
  br i1 %17, label %39, label %81

39:                                               ; preds = %38
  %40 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 2
  store i32 2, ptr %40, align 4
  br label %81

41:                                               ; preds = %14
  %42 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 2
  store i32 2, ptr %42, align 4
  %43 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 5
  %44 = load i32, ptr %43, align 4
  switch i32 %44, label %81 [
    i32 0, label %45
    i32 1, label %51
    i32 2, label %54
    i32 3, label %57
  ]

45:                                               ; preds = %41
  br i1 %15, label %46, label %81

46:                                               ; preds = %45
  %47 = select i1 %16, i32 1, i32 3
  %48 = select i1 %16, i32 1, i32 2
  store i32 %47, ptr %0, align 4
  %49 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 %48, ptr %49, align 4
  %50 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %50, align 4
  br label %81

51:                                               ; preds = %41
  store i32 1, ptr %0, align 4
  %52 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 1, ptr %52, align 4
  %53 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %53, align 4
  br label %81

54:                                               ; preds = %41
  store i32 3, ptr %0, align 4
  %55 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 2, ptr %55, align 4
  %56 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %56, align 4
  br label %81

57:                                               ; preds = %41
  %58 = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %1, i32 0, i32 9
  %59 = load i32, ptr %58, align 4
  switch i32 %59, label %78 [
    i32 0, label %60
    i32 1, label %63
    i32 2, label %66
    i32 3, label %69
    i32 6, label %72
    i32 5, label %75
  ]

60:                                               ; preds = %57
  store i32 3, ptr %0, align 4
  %61 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 4, ptr %61, align 4
  %62 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %62, align 4
  br label %81

63:                                               ; preds = %57
  store i32 3, ptr %0, align 4
  %64 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 3, ptr %64, align 4
  %65 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %65, align 4
  br label %81

66:                                               ; preds = %57
  store i32 8, ptr %0, align 4
  %67 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 1, ptr %67, align 4
  %68 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 2, ptr %68, align 4
  br label %81

69:                                               ; preds = %57
  store i32 9, ptr %0, align 4
  %70 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 1, ptr %70, align 4
  %71 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 3, ptr %71, align 4
  br label %81

72:                                               ; preds = %57
  store i32 10, ptr %0, align 4
  %73 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 6, ptr %73, align 4
  %74 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %74, align 4
  br label %81

75:                                               ; preds = %57
  store i32 10, ptr %0, align 4
  %76 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 7, ptr %76, align 4
  %77 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %77, align 4
  br label %81

78:                                               ; preds = %57
  store i32 3, ptr %0, align 4
  %79 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 1
  store i32 2, ptr %79, align 4
  %80 = getelementptr inbounds %struct.v4l2_hdmi_colorimetry, ptr %0, i32 0, i32 3
  store i32 1, ptr %80, align 4
  br label %81

81:                                               ; preds = %78, %75, %72, %69, %66, %63, %60, %54, %51, %46, %45, %41, %39, %38, %36, %33
  ret void
}

; Function Attrs: argmemonly nofree nosync nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local zeroext i16 @v4l2_get_edid_phys_addr(ptr nocapture noundef readonly %0, i32 noundef %1, ptr noundef writeonly %2) #4 {
  %4 = icmp ugt i32 %1, 255
  %5 = and i32 %1, 127
  %6 = icmp eq i32 %5, 0
  %7 = and i1 %4, %6
  br i1 %7, label %8, label %73

8:                                                ; preds = %3
  %9 = lshr i32 %1, 7
  %10 = getelementptr i8, ptr %0, i32 126
  %11 = load i8, ptr %10, align 1
  %12 = zext i8 %11 to i32
  %13 = add nuw nsw i32 %12, 1
  %14 = tail call i32 @llvm.umin.i32(i32 %13, i32 %9) #12
  %15 = icmp ugt i32 %14, 1
  br i1 %15, label %16, label %73

16:                                               ; preds = %70, %8
  %17 = phi i32 [ %71, %70 ], [ 1, %8 ]
  %18 = shl i32 %17, 7
  %19 = getelementptr i8, ptr %0, i32 %18
  %20 = load i8, ptr %19, align 1
  %21 = icmp eq i8 %20, 2
  br i1 %21, label %22, label %70

22:                                               ; preds = %16
  %23 = or i32 %18, 1
  %24 = getelementptr i8, ptr %0, i32 %23
  %25 = load i8, ptr %24, align 1
  %26 = icmp eq i8 %25, 3
  br i1 %26, label %27, label %70

27:                                               ; preds = %22
  %28 = or i32 %18, 2
  %29 = getelementptr i8, ptr %0, i32 %28
  %30 = load i8, ptr %29, align 1
  %31 = and i8 %30, 127
  %32 = icmp ult i8 %31, 5
  br i1 %32, label %70, label %33

33:                                               ; preds = %27
  %34 = zext i8 %31 to i32
  %35 = or i32 %18, 4
  %36 = or i32 %18, %34
  br label %37

37:                                               ; preds = %65, %33
  %38 = phi i32 [ %35, %33 ], [ %66, %65 ]
  %39 = getelementptr i8, ptr %0, i32 %38
  %40 = load i8, ptr %39, align 1
  %41 = and i8 %40, 31
  %42 = and i8 %40, -32
  %43 = icmp ne i8 %42, 96
  %44 = zext i8 %41 to i32
  %45 = icmp ult i8 %41, 5
  %46 = or i1 %43, %45
  %47 = add i32 %38, %44
  %48 = icmp ugt i32 %47, %36
  %49 = select i1 %46, i1 true, i1 %48
  %50 = add i32 %38, 1
  br i1 %49, label %65, label %51

51:                                               ; preds = %37
  %52 = getelementptr i8, ptr %0, i32 %50
  %53 = load i8, ptr %52, align 1
  %54 = icmp eq i8 %53, 3
  br i1 %54, label %55, label %65

55:                                               ; preds = %51
  %56 = add i32 %38, 2
  %57 = getelementptr i8, ptr %0, i32 %56
  %58 = load i8, ptr %57, align 1
  %59 = icmp eq i8 %58, 12
  br i1 %59, label %60, label %65

60:                                               ; preds = %55
  %61 = add i32 %38, 3
  %62 = getelementptr i8, ptr %0, i32 %61
  %63 = load i8, ptr %62, align 1
  %64 = icmp eq i8 %63, 0
  br i1 %64, label %68, label %65

65:                                               ; preds = %60, %55, %51, %37
  %66 = add i32 %50, %44
  %67 = icmp ult i32 %66, %36
  br i1 %67, label %37, label %70

68:                                               ; preds = %60
  %69 = add i32 %38, 4
  br label %73

70:                                               ; preds = %65, %27, %22, %16
  %71 = add nuw nsw i32 %17, 1
  %72 = icmp eq i32 %71, %14
  br i1 %72, label %73, label %16

73:                                               ; preds = %70, %68, %8, %3
  %74 = phi i32 [ %69, %68 ], [ 0, %3 ], [ 0, %8 ], [ 0, %70 ]
  %75 = icmp eq ptr %2, null
  br i1 %75, label %77, label %76

76:                                               ; preds = %73
  store i32 %74, ptr %2, align 4
  br label %77

77:                                               ; preds = %76, %73
  %78 = icmp eq i32 %74, 0
  br i1 %78, label %89, label %79

79:                                               ; preds = %77
  %80 = getelementptr i8, ptr %0, i32 %74
  %81 = load i8, ptr %80, align 1
  %82 = zext i8 %81 to i16
  %83 = shl nuw i16 %82, 8
  %84 = add i32 %74, 1
  %85 = getelementptr i8, ptr %0, i32 %84
  %86 = load i8, ptr %85, align 1
  %87 = zext i8 %86 to i16
  %88 = or i16 %83, %87
  br label %89

89:                                               ; preds = %79, %77
  %90 = phi i16 [ %88, %79 ], [ -1, %77 ]
  ret i16 %90
}

; Function Attrs: argmemonly nofree nosync nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local void @v4l2_set_edid_phys_addr(ptr nocapture noundef %0, i32 noundef %1, i16 noundef zeroext %2) #4 {
  %4 = icmp ugt i32 %1, 255
  %5 = and i32 %1, 127
  %6 = icmp eq i32 %5, 0
  %7 = and i1 %4, %6
  br i1 %7, label %8, label %101

8:                                                ; preds = %3
  %9 = lshr i32 %1, 7
  %10 = getelementptr i8, ptr %0, i32 126
  %11 = load i8, ptr %10, align 1
  %12 = zext i8 %11 to i32
  %13 = add nuw nsw i32 %12, 1
  %14 = tail call i32 @llvm.umin.i32(i32 %13, i32 %9) #12
  %15 = icmp ugt i32 %14, 1
  br i1 %15, label %16, label %101

16:                                               ; preds = %68, %8
  %17 = phi i32 [ %69, %68 ], [ 1, %8 ]
  %18 = shl i32 %17, 7
  %19 = getelementptr i8, ptr %0, i32 %18
  %20 = load i8, ptr %19, align 1
  %21 = icmp eq i8 %20, 2
  br i1 %21, label %22, label %68

22:                                               ; preds = %16
  %23 = or i32 %18, 1
  %24 = getelementptr i8, ptr %0, i32 %23
  %25 = load i8, ptr %24, align 1
  %26 = icmp eq i8 %25, 3
  br i1 %26, label %27, label %68

27:                                               ; preds = %22
  %28 = or i32 %18, 2
  %29 = getelementptr i8, ptr %0, i32 %28
  %30 = load i8, ptr %29, align 1
  %31 = and i8 %30, 127
  %32 = icmp ult i8 %31, 5
  br i1 %32, label %68, label %33

33:                                               ; preds = %27
  %34 = zext i8 %31 to i32
  %35 = or i32 %18, 4
  %36 = or i32 %18, %34
  br label %37

37:                                               ; preds = %65, %33
  %38 = phi i32 [ %35, %33 ], [ %66, %65 ]
  %39 = getelementptr i8, ptr %0, i32 %38
  %40 = load i8, ptr %39, align 1
  %41 = and i8 %40, 31
  %42 = and i8 %40, -32
  %43 = icmp ne i8 %42, 96
  %44 = zext i8 %41 to i32
  %45 = icmp ult i8 %41, 5
  %46 = or i1 %43, %45
  %47 = add i32 %38, %44
  %48 = icmp ugt i32 %47, %36
  %49 = select i1 %46, i1 true, i1 %48
  %50 = add i32 %38, 1
  br i1 %49, label %65, label %51

51:                                               ; preds = %37
  %52 = getelementptr i8, ptr %0, i32 %50
  %53 = load i8, ptr %52, align 1
  %54 = icmp eq i8 %53, 3
  br i1 %54, label %55, label %65

55:                                               ; preds = %51
  %56 = add i32 %38, 2
  %57 = getelementptr i8, ptr %0, i32 %56
  %58 = load i8, ptr %57, align 1
  %59 = icmp eq i8 %58, 12
  br i1 %59, label %60, label %65

60:                                               ; preds = %55
  %61 = add i32 %38, 3
  %62 = getelementptr i8, ptr %0, i32 %61
  %63 = load i8, ptr %62, align 1
  %64 = icmp eq i8 %63, 0
  br i1 %64, label %71, label %65

65:                                               ; preds = %60, %55, %51, %37
  %66 = add i32 %50, %44
  %67 = icmp ult i32 %66, %36
  br i1 %67, label %37, label %68

68:                                               ; preds = %65, %27, %22, %16
  %69 = add nuw nsw i32 %17, 1
  %70 = icmp eq i32 %69, %14
  br i1 %70, label %101, label %16

71:                                               ; preds = %60
  %72 = add i32 %38, 4
  %73 = icmp eq i32 %72, 0
  br i1 %73, label %101, label %74

74:                                               ; preds = %71
  %75 = lshr i16 %2, 8
  %76 = trunc i16 %75 to i8
  %77 = getelementptr i8, ptr %0, i32 %72
  store i8 %76, ptr %77, align 1
  %78 = trunc i16 %2 to i8
  %79 = add i32 %38, 5
  %80 = getelementptr i8, ptr %0, i32 %79
  store i8 %78, ptr %80, align 1
  %81 = and i32 %72, -128
  %82 = or i32 %72, 127
  %83 = icmp ult i32 %81, %82
  br i1 %83, label %84, label %96

84:                                               ; preds = %84, %74
  %85 = phi i32 [ %91, %84 ], [ %81, %74 ]
  %86 = phi i32 [ %92, %84 ], [ 0, %74 ]
  %87 = getelementptr i8, ptr %0, i32 %85
  %88 = load i8, ptr %87, align 1
  %89 = zext i8 %88 to i32
  %90 = add nuw nsw i32 %86, %89
  %91 = add nuw i32 %85, 1
  %92 = and i32 %90, 255
  %93 = icmp eq i32 %91, %82
  br i1 %93, label %94, label %84

94:                                               ; preds = %84
  %95 = trunc i32 %90 to i8
  br label %96

96:                                               ; preds = %94, %74
  %97 = phi i8 [ 0, %74 ], [ %95, %94 ]
  %98 = phi i32 [ %81, %74 ], [ %82, %94 ]
  %99 = sub i8 0, %97
  %100 = getelementptr i8, ptr %0, i32 %98
  store i8 %99, ptr %100, align 1
  br label %101

101:                                              ; preds = %96, %71, %68, %8, %3
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local zeroext i16 @v4l2_phys_addr_for_input(i16 noundef zeroext %0, i8 noundef zeroext %1) #0 {
  %3 = zext i8 %1 to i16
  %4 = add i8 %1, -16
  %5 = icmp ult i8 %4, -15
  br i1 %5, label %6, label %7, !prof !13

6:                                                ; preds = %2
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.30, i32 noundef 1063, i32 noundef 9, ptr noundef null) #12
  br label %29

7:                                                ; preds = %2
  %8 = zext i16 %0 to i32
  %9 = icmp eq i16 %0, 0
  br i1 %9, label %10, label %12

10:                                               ; preds = %7
  %11 = shl i16 %3, 12
  br label %29

12:                                               ; preds = %7
  %13 = and i32 %8, 4095
  %14 = icmp eq i32 %13, 0
  br i1 %14, label %15, label %18

15:                                               ; preds = %12
  %16 = shl nuw i16 %3, 8
  %17 = or i16 %16, %0
  br label %29

18:                                               ; preds = %12
  %19 = and i32 %8, 255
  %20 = icmp eq i32 %19, 0
  br i1 %20, label %21, label %24

21:                                               ; preds = %18
  %22 = shl nuw nsw i16 %3, 4
  %23 = or i16 %22, %0
  br label %29

24:                                               ; preds = %18
  %25 = and i32 %8, 15
  %26 = icmp eq i32 %25, 0
  %27 = or i16 %3, %0
  %28 = select i1 %26, i16 %27, i16 -1
  br label %29

29:                                               ; preds = %24, %21, %15, %10, %6
  %30 = phi i16 [ -1, %6 ], [ %11, %10 ], [ %17, %15 ], [ %23, %21 ], [ %28, %24 ]
  ret i16 %30
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #6

; Function Attrs: argmemonly nofree norecurse nosync nounwind null_pointer_is_valid sspstrong writeonly uwtable(sync)
define dso_local i32 @v4l2_phys_addr_validate(i16 noundef zeroext %0, ptr noundef writeonly %1, ptr noundef writeonly %2) #10 {
  %4 = icmp eq ptr %1, null
  br i1 %4, label %6, label %5

5:                                                ; preds = %3
  store i16 %0, ptr %1, align 2
  br label %6

6:                                                ; preds = %5, %3
  %7 = icmp eq ptr %2, null
  br i1 %7, label %9, label %8

8:                                                ; preds = %6
  store i16 0, ptr %2, align 2
  br label %9

9:                                                ; preds = %8, %6
  %10 = zext i16 %0 to i32
  %11 = icmp eq i16 %0, -1
  br i1 %11, label %56, label %12

12:                                               ; preds = %9
  %13 = and i32 %10, 15
  %14 = icmp eq i32 %13, 0
  br i1 %14, label %15, label %24

15:                                               ; preds = %12
  %16 = and i32 %10, 240
  %17 = icmp eq i32 %16, 0
  br i1 %17, label %18, label %24

18:                                               ; preds = %15
  %19 = and i32 %10, 3840
  %20 = icmp eq i32 %19, 0
  br i1 %20, label %21, label %24

21:                                               ; preds = %18
  %22 = and i32 %10, 61440
  %23 = icmp eq i32 %22, 0
  br i1 %23, label %56, label %24

24:                                               ; preds = %21, %18, %15, %12
  %25 = phi i1 [ true, %12 ], [ true, %15 ], [ true, %18 ], [ false, %21 ]
  %26 = phi i1 [ true, %12 ], [ true, %15 ], [ false, %18 ], [ false, %21 ]
  %27 = phi i32 [ 0, %12 ], [ 4, %15 ], [ 8, %18 ], [ 12, %21 ]
  br i1 %4, label %32, label %28

28:                                               ; preds = %24
  %29 = shl nuw nsw i32 65520, %27
  %30 = trunc i32 %29 to i16
  %31 = and i16 %30, %0
  store i16 %31, ptr %1, align 2
  br label %32

32:                                               ; preds = %28, %24
  br i1 %7, label %37, label %33

33:                                               ; preds = %32
  %34 = lshr i32 %10, %27
  %35 = trunc i32 %34 to i16
  %36 = and i16 %35, 15
  store i16 %36, ptr %2, align 2
  br label %37

37:                                               ; preds = %33, %32
  br i1 %25, label %38, label %56

38:                                               ; preds = %37
  %39 = shl nuw nsw i32 240, %27
  %40 = and i32 %39, %10
  %41 = icmp eq i32 %40, 0
  %42 = xor i1 %26, true
  %43 = or i1 %41, %42
  %44 = select i1 %41, i32 -22, i32 0
  br i1 %43, label %56, label %45

45:                                               ; preds = %38
  %46 = shl i32 3840, %27
  %47 = and i32 %46, %10
  %48 = icmp eq i32 %47, 0
  %49 = or i1 %48, %14
  %50 = select i1 %48, i32 -22, i32 0
  br i1 %49, label %56, label %51

51:                                               ; preds = %45
  %52 = shl i32 61440, %27
  %53 = and i32 %52, %10
  %54 = icmp eq i32 %53, 0
  %55 = select i1 %54, i32 -22, i32 0
  br label %56

56:                                               ; preds = %51, %45, %38, %37, %21, %9
  %57 = phi i32 [ 0, %9 ], [ 0, %21 ], [ 0, %37 ], [ %44, %38 ], [ %50, %45 ], [ %55, %51 ]
  ret i32 %57
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.smax.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #11

attributes #0 = { nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { argmemonly nofree nounwind willreturn }
attributes #3 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sspstrong willreturn uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { argmemonly nofree nosync nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { cold null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #7 = { argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { argmemonly nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #10 = { argmemonly nofree norecurse nosync nounwind null_pointer_is_valid sspstrong writeonly uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #11 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #12 = { nounwind }
attributes #13 = { nounwind readnone }
attributes #14 = { cold nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
!8 = !{!"branch_weights", i32 2000, i32 1}
!9 = !{i64 2147922330, i64 2147922610, i64 2147922944, i64 2147923278}
!10 = !{!"auto-init"}
!11 = !{i64 436786, i64 436813, i64 436835, i64 436863}
!12 = !{i64 437194, i64 437221, i64 437254, i64 437275, i64 437302, i64 437328}
!13 = !{!"branch_weights", i32 1, i32 2000}
