# SPDX-License-Identifier: Apache-2.0
# Copyright (c) 2026 FlyDSL Project Contributors
"""Zero-LDS N-major / fused_gemm_TN + in-register SwiGLU MLP fuse."""

from __future__ import annotations

import pytest
import torch

from kernels.gemm.rdna4_fused_mlp_nmajor import (
    _run_tile,
    fused_gemm_tn,
    fused_swiglu_mlp_inreg,
    fused_swiglu_mlp_nmajor,
    gemm_bf16_nmajor,
    reference_swiglu_mlp,
)

pytestmark = [pytest.mark.l2_device, pytest.mark.rocm_lower]

if not torch.cuda.is_available():
    pytest.skip("CUDA/ROCm not available", allow_module_level=True)


def _require_gfx120x():
    arch = (torch.cuda.get_device_properties(0).gcnArchName or "").split(":")[0]
    if not arch.startswith("gfx120"):
        pytest.skip(f"requires gfx120x, got {arch!r}")


@pytest.mark.parametrize("dtype", [torch.bfloat16, torch.float16], ids=["bf16", "f16"])
def test_wmma_tile_matches_matmul(dtype):
    _require_gfx120x()
    torch.manual_seed(0)
    a = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    b = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    out = _run_tile(a, b, swap_ab=False)
    ref = a.float() @ b.float().T
    torch.testing.assert_close(out, ref, atol=0, rtol=0)


def test_ab_swap_std_store_is_transpose():
    """Layout probe: A/B swap + standard Wave32 store → square-tile transpose."""
    _require_gfx120x()
    torch.manual_seed(1)
    dtype = torch.bfloat16
    a = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    b = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    probed = _run_tile(a, b, swap_ab=True)
    ref = a.float() @ b.float().T
    assert not torch.allclose(probed, ref, atol=1e-2, rtol=1e-2)
    torch.testing.assert_close(probed, ref.T, atol=0, rtol=0)


def test_fused_gemm_tn_zero_lds():
    """GEMM0 swapped (N-major D0 in VGPR) → GEMM1; matches (A0@B0.T)@B1.T."""
    _require_gfx120x()
    torch.manual_seed(2)
    dtype = torch.bfloat16
    a0 = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    b0 = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    b1 = (torch.randn(16, 16, device="cuda") * 4).round().to(dtype)
    got = fused_gemm_tn(a0, b0, b1, out_dtype=torch.float32)
    ref = (a0.float() @ b0.float().T) @ b1.float().T
    torch.testing.assert_close(got, ref, atol=0, rtol=0)


def test_noswap_noswap_fuse_fails_layout():
    """Control: feeding M-major D0 as A without swap breaks the fuse (layout)."""
    _require_gfx120x()
    # Covered implicitly: fused_gemm_tn requires swap on GEMM0; the probe that
    # noswap->noswap mismatches are documented in the module docstring.
    # Keep a cheap sanity that unswapped single tile is NOT a transpose.
    torch.manual_seed(4)
    a = (torch.randn(16, 16, device="cuda") * 4).round().to(torch.bfloat16)
    b = (torch.randn(16, 16, device="cuda") * 4).round().to(torch.bfloat16)
    out = _run_tile(a, b, swap_ab=False)
    ref = a.float() @ b.float().T
    assert not torch.allclose(out, ref.T, atol=1e-2, rtol=1e-2)
    torch.testing.assert_close(out, ref, atol=0, rtol=0)


def test_gemm_bf16_nmajor_tiled_32():
    _require_gfx120x()
    torch.manual_seed(5)
    dtype = torch.bfloat16
    a = (torch.randn(32, 32, device="cuda") * 2).round().to(dtype)
    b = (torch.randn(32, 32, device="cuda") * 2).round().to(dtype)
    out = gemm_bf16_nmajor(a, b, out_dtype=torch.float32)
    ref = a.float() @ b.float().T
    torch.testing.assert_close(out, ref, atol=0, rtol=0)


def test_fused_swiglu_mlp_nmajor_matches_eager():
    _require_gfx120x()
    torch.manual_seed(3)
    dtype = torch.bfloat16
    m, k, ffn = 16, 16, 16
    # Mild magnitudes — bf16 SiLU×mul + three GEMMs accumulate error.
    x = (torch.randn(m, k, device="cuda") * 0.5).to(dtype)
    w_gate = (torch.randn(ffn, k, device="cuda") * 0.5).to(dtype)
    w_up = (torch.randn(ffn, k, device="cuda") * 0.5).to(dtype)
    w_down = (torch.randn(k, ffn, device="cuda") * 0.5).to(dtype)
    got = fused_swiglu_mlp_nmajor(x, w_gate, w_up, w_down)
    ref = reference_swiglu_mlp(x, w_gate, w_up, w_down)
    torch.testing.assert_close(got.float(), ref.float(), atol=1.5e-1, rtol=1.5e-1)


@pytest.mark.parametrize("dtype", [torch.bfloat16, torch.float16], ids=["bf16", "f16"])
def test_fused_swiglu_mlp_inreg_matches_eager(dtype):
    """In-register SiLU×mul between GEMM0/GEMM1; no mid LDS/GMEM spill.

    Layout documented in module: silu(x@Wgate.T)*(x@Wup.T) then @Wdown.T
    with weights [N,K] (linear B[N,K]). Prefer correct 16×16 path.
    """
    _require_gfx120x()
    torch.manual_seed(7)
    # Mild magnitudes — bf16/fp16 mid narrow after SiLU is the dominant error.
    x = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    w_gate = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    w_up = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    w_down = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    got = fused_swiglu_mlp_inreg(x, w_gate, w_up, w_down, out_dtype=torch.float32)
    ref = reference_swiglu_mlp(x, w_gate, w_up, w_down)
    # GEMM acc + SiLU in f32; mid narrows to act dtype before GEMM1.
    atol = 2e-2 if dtype == torch.float16 else 5e-2
    torch.testing.assert_close(got.float(), ref.float(), atol=atol, rtol=atol)


def test_fused_swiglu_mlp_inreg_rejects_bad_k():
    """K/FFN != 16 still unsupported (SiLU needs full-K; use thin host)."""
    _require_gfx120x()
    dtype = torch.bfloat16
    x = torch.randn(16, 32, device="cuda", dtype=dtype)
    w_g = torch.randn(16, 32, device="cuda", dtype=dtype)
    w_u = torch.randn(16, 32, device="cuda", dtype=dtype)
    w_d = torch.randn(16, 16, device="cuda", dtype=dtype)
    with pytest.raises(ValueError, match="K == 16"):
        fused_swiglu_mlp_inreg(x, w_g, w_u, w_d)


def test_fused_swiglu_mlp_inreg_matches_thin_host():
    """In-reg fuse matches separate gemm+silu+gemm host on 16×16 (same WMMA path)."""
    _require_gfx120x()
    torch.manual_seed(11)
    dtype = torch.bfloat16
    x = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    w_gate = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    w_up = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    w_down = (torch.randn(16, 16, device="cuda") * 0.5).to(dtype)
    got = fused_swiglu_mlp_inreg(x, w_gate, w_up, w_down)
    thin = fused_swiglu_mlp_nmajor(x, w_gate, w_up, w_down)
    # Same WMMA tiles + same SiLU formula; mid never leaves VGPRs in inreg.
    torch.testing.assert_close(got.float(), thin.float(), atol=2e-2, rtol=2e-2)


@pytest.mark.parametrize(
    "m,n_out",
    [(32, 16), (32, 32)],
    ids=["m32_n16", "m32_n32"],
)
def test_fused_swiglu_mlp_inreg_host_tile_non16(m, n_out):
    """Host-tiled in-reg fuse for K=FFN=16, M/N multiples of 16 vs eager."""
    _require_gfx120x()
    torch.manual_seed(13 + m + n_out)
    dtype = torch.bfloat16
    k = ffn = 16
    x = (torch.randn(m, k, device="cuda") * 0.5).to(dtype)
    w_gate = (torch.randn(ffn, k, device="cuda") * 0.5).to(dtype)
    w_up = (torch.randn(ffn, k, device="cuda") * 0.5).to(dtype)
    w_down = (torch.randn(n_out, ffn, device="cuda") * 0.5).to(dtype)
    got = fused_swiglu_mlp_inreg(x, w_gate, w_up, w_down, out_dtype=torch.float32)
    ref = reference_swiglu_mlp(x, w_gate, w_up, w_down)
    torch.testing.assert_close(got.float(), ref.float(), atol=5e-2, rtol=5e-2)
    thin = fused_swiglu_mlp_nmajor(x, w_gate, w_up, w_down)
    torch.testing.assert_close(got.float(), thin.float(), atol=2e-2, rtol=2e-2)
