![Logo Progettazione di Sistemi Digitali](https://antmicro.com/blog/images/systemverilog.svg)

# <p align="center"> Progettazione di Sistemi Digitali </p>

<details closed>

<summary> SystemVerilog </summary>
  
- <details closed>

    <summary> Esercizi esami precedenti </summary>

    - <details closed>
        
        <summary> 2022 </summary>

        - <details closed>

            <summary> gennaio </summary>

            - [fila a](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Esercizi%20Esami/gennaio%202022%20fila%20a.sv)

            - [fila b](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Esercizi%20Esami/gennaio%202022%20fila%20b.sv)
            
          </details>
          
        - <details closed>
            
            <summary> febbraio </summary>

            - [fila a](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Esercizi%20Esami/febbraio%202022%20fila%20a.sv)

            - [fila b](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Esercizi%20Esami/febbraio%202022%20fila%20b.sv)

          </details>

    - <details closed>
      
        <summary> 2023 </summary>

        - <details closed>

            <summary> gennaio </summary>

            - [fila a/b](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Esercizi%20Esami/gennaio%202023%20fila%20a-b.sv)

          </details>

        - <details closed>

          <summary> febbraio </summary>

          </details>

      </details>

  </details>

- <details closed>

    <summary> Circuiti Sequenziali </summary>

    - <details closed>

        <summary> Latch </summary>

        - [D-Latch](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Latch/D%20latch.sv)

      </details>
    
    - <details closed>

        <summary> Flip-Flop </summary>

        - [Resettable D-Flip-Flop Sync](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Flip%20Flop/Resettable%20D%20Flip-Flop%20Sync.sv)

        - [Resettable D-Flip-Flop Async](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Flip%20Flop/Resettable%20D%20Flip-Flop%20Async.sv)

        - [Enable Resettable D-Flip-Flop Async](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Flip%20Flop/Enable%20Resettable%20D%20Flip-Flop%20Async.sv)

      </details>

    - <details closed>

        <summary> Finite State Machine </summary>

        - [FSM a 3 stati](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/Macchine%20a%20Stati%20Finiti%20(FSM)/macchina%20a%20stati%20finiti.sv)

      </details>

- <details closed>
      
    <summary> TestBench </summary>

  - [TestBench a 3 input](https://github.com/FedVlogger17/Uni-Notes/blob/main/Primo%20Anno/Primo%20Semestre/Progettazione%20di%20Sistemi%20Digitali/Sysverilog/TestBench/test%20circuito%20a%203%20input.sv)

  </details>

  </details>

</details>



- [Forum](https://github.com/sapienzastudentsnetwork/psd2223) per confrontarsi sulle soluzioni degli esercizi forniti dal professore
- [DigitalJS](https://digitaljs.tilk.eu): piattaforma per sintetizzare i circuiti scritti in *SystemVeriLog*
  - [DigitalJS for Visual Studio Code](https://marketplace.visualstudio.com/items?itemName=yuyichao.digitaljs): sua relativa estensione per l'editor di testo *Visual Studio Code*
- [EdaPlayground](https://www.edaplayground.com/): piattaforma molto utile per gli utenti Windows in quanto provvista dei pi√π famosi compilatori di codice *SystemVeriLog*
