low power processors 
low power embedded high performance processors 
reducing
power
consumption
embedded
high
performance
processors
power
dissipation
major
issue
processor
design
particular
cmos
technology
scaling
significantly
increased
leakage
power
dissipation
accounts
increasingly
large
fraction
processor
power
dissipation
one
main
issue
achieve
power
savings
without
loss
performance
much
work
area
focused
cache
power
dissipation
addressed
issues
l1
cache
dynamic
well
static
power
consumption
included
way
caching
save
static
dynamic
power
high
associativity
caches
alternative
way
prediction
cached
load
store
queue
low
cost
alternative
l0
cache
using
branch
prediction
information
save
power
instruction
caches
addressed
l2
power
consumption
particular
leakage
power
l2
peripheral
circuits
results
research
applicable
embedded
high
performance
processors
another
aspect
research
low
power
instruction
queue
design
order
processors
cam
based
instruction
queues
scalable
consume
significant
amount
power
due
wide
issue
cam
search
cycle
one
approach
proposed
used
banked
queue
thus
dividing
cam
smaller
banks
faster
search
pointer
table
indicates
bank
instruction
belongs
complex
approach
disposed
cam
based
queue
altogether
used
instruction
dependence
pointers
ram
based
queue
direct
wakeup
solved
problem
achieve
fast
branch
misprediction
recovery
using
pointers
using
dependent
pointers
finally
investigated
problem
power
consumption
register
file
content
aware
register
file
utilized
knowledge
instruction
operand
effective
address
width
reduce
number
bits
read
rf
speed
tlb
access
using
l0
tlb
type
register
file
also
shown
enable
new
type
clustered
processor
improved
performance
reduced
power
see
recent
publication
list
papers
details
