Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 07:03:12 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_80/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 3409        0.012        0.000                      0                 3409        2.079        0.000                       0                  3410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.354}        4.708           212.404         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 3409        0.012        0.000                      0                 3409        2.079        0.000                       0                  3410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 genblk1[181].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.354ns period=4.708ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.354ns period=4.708ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.708ns  (vclock rise@4.708ns - vclock rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 2.004ns (41.362%)  route 2.841ns (58.638%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=7)
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.279 - 4.708 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.854ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.777ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3409, routed)        1.797     2.758    genblk1[181].reg_in/CLK
    SLICE_X123Y485       FDRE                                         r  genblk1[181].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y485       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.836 f  genblk1[181].reg_in/reg_out_reg[1]/Q
                         net (fo=4, routed)           0.180     3.016    genblk1[181].reg_in/x_reg[181][1]
    SLICE_X124Y485       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.051 r  genblk1[181].reg_in/reg_out[7]_i_1383/O
                         net (fo=1, routed)           0.010     3.061    conv/mul92/reg_out_reg[7]_i_607_0[0]
    SLICE_X124Y485       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     3.224 r  conv/mul92/reg_out_reg[7]_i_979/O[4]
                         net (fo=2, routed)           0.220     3.444    conv/add000207/tmp00[92]_28[3]
    SLICE_X123Y485       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.481 r  conv/add000207/reg_out[7]_i_984/O
                         net (fo=1, routed)           0.025     3.506    conv/add000207/reg_out[7]_i_984_n_0
    SLICE_X123Y485       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.690 r  conv/add000207/reg_out_reg[7]_i_607/O[5]
                         net (fo=2, routed)           0.301     3.991    conv/add000207/reg_out_reg[7]_i_607_n_10
    SLICE_X122Y489       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.040 r  conv/add000207/reg_out[7]_i_610/O
                         net (fo=1, routed)           0.011     4.051    conv/add000207/reg_out[7]_i_610_n_0
    SLICE_X122Y489       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.178 r  conv/add000207/reg_out_reg[7]_i_341/O[6]
                         net (fo=1, routed)           0.421     4.599    conv/add000207/reg_out_reg[7]_i_341_n_9
    SLICE_X120Y492       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.650 r  conv/add000207/reg_out[7]_i_343/O
                         net (fo=1, routed)           0.010     4.660    conv/add000207/reg_out[7]_i_343_n_0
    SLICE_X120Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.775 r  conv/add000207/reg_out_reg[7]_i_183/CO[7]
                         net (fo=1, routed)           0.026     4.801    conv/add000207/reg_out_reg[7]_i_183_n_0
    SLICE_X120Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.857 r  conv/add000207/reg_out_reg[23]_i_387/O[0]
                         net (fo=1, routed)           0.303     5.160    conv/add000207/reg_out_reg[23]_i_387_n_15
    SLICE_X123Y493       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     5.285 r  conv/add000207/reg_out[23]_i_226/O
                         net (fo=1, routed)           0.013     5.298    conv/add000207/reg_out[23]_i_226_n_0
    SLICE_X123Y493       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.394 r  conv/add000207/reg_out_reg[23]_i_136/O[1]
                         net (fo=1, routed)           0.300     5.694    conv/add000207/reg_out_reg[23]_i_136_n_14
    SLICE_X124Y499       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     5.784 r  conv/add000207/reg_out[23]_i_84/O
                         net (fo=1, routed)           0.009     5.793    conv/add000207/reg_out[23]_i_84_n_0
    SLICE_X124Y499       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.887 r  conv/add000207/reg_out_reg[23]_i_41/O[1]
                         net (fo=2, routed)           0.372     6.259    conv/add000207/reg_out_reg[23]_i_41_n_14
    SLICE_X125Y498       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     6.447 r  conv/add000207/reg_out_reg[15]_i_30/O[7]
                         net (fo=1, routed)           0.294     6.741    conv/add000207/reg_out_reg[15]_i_30_n_8
    SLICE_X125Y494       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.794 r  conv/add000207/reg_out[15]_i_12/O
                         net (fo=1, routed)           0.015     6.809    conv/add000207/reg_out[15]_i_12_n_0
    SLICE_X125Y494       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.926 r  conv/add000207/reg_out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.952    conv/add000207/reg_out_reg[15]_i_2_n_0
    SLICE_X125Y495       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     7.028 r  conv/add000207/reg_out_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.270     7.298    conv/add000209/tmp07[0]_57[17]
    SLICE_X126Y494       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     7.334 r  conv/add000209/reg_out[23]_i_9/O
                         net (fo=1, routed)           0.009     7.343    conv/add000209/reg_out[23]_i_9_n_0
    SLICE_X126Y494       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     7.577 r  conv/add000209/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.603    reg_out/D[23]
    SLICE_X126Y494       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.708     4.708 r  
    AR14                                              0.000     4.708 r  clk (IN)
                         net (fo=0)                   0.000     4.708    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.067 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.067    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.067 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.354    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3409, routed)        1.901     7.279    reg_out/CLK
    SLICE_X126Y494       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.409     7.688    
                         clock uncertainty           -0.035     7.653    
    SLICE_X126Y494       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.678    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[273].z_reg[273][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.354ns period=4.708ns})
  Destination:            genblk1[273].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.354ns period=4.708ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.057ns (33.929%)  route 0.111ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.501ns (routing 0.777ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.854ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3409, routed)        1.501     2.171    demux/CLK
    SLICE_X129Y465       FDRE                                         r  demux/genblk1[273].z_reg[273][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y465       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.228 r  demux/genblk1[273].z_reg[273][7]/Q
                         net (fo=1, routed)           0.111     2.339    genblk1[273].reg_in/D[7]
    SLICE_X128Y466       FDRE                                         r  genblk1[273].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3409, routed)        1.709     2.670    genblk1[273].reg_in/CLK
    SLICE_X128Y466       FDRE                                         r  genblk1[273].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.403     2.267    
    SLICE_X128Y466       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.327    genblk1[273].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.354 }
Period(ns):         4.708
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.708       3.418      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.354       2.079      SLICE_X118Y481  genblk1[29].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.354       2.079      SLICE_X122Y475  demux/genblk1[259].z_reg[259][1]/C



