// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module shell_top_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_aw_AWVALID,
        m_axi_aw_AWREADY,
        m_axi_aw_AWADDR,
        m_axi_aw_AWID,
        m_axi_aw_AWLEN,
        m_axi_aw_AWSIZE,
        m_axi_aw_AWBURST,
        m_axi_aw_AWLOCK,
        m_axi_aw_AWCACHE,
        m_axi_aw_AWPROT,
        m_axi_aw_AWQOS,
        m_axi_aw_AWREGION,
        m_axi_aw_AWUSER,
        m_axi_aw_WVALID,
        m_axi_aw_WREADY,
        m_axi_aw_WDATA,
        m_axi_aw_WSTRB,
        m_axi_aw_WLAST,
        m_axi_aw_WID,
        m_axi_aw_WUSER,
        m_axi_aw_ARVALID,
        m_axi_aw_ARREADY,
        m_axi_aw_ARADDR,
        m_axi_aw_ARID,
        m_axi_aw_ARLEN,
        m_axi_aw_ARSIZE,
        m_axi_aw_ARBURST,
        m_axi_aw_ARLOCK,
        m_axi_aw_ARCACHE,
        m_axi_aw_ARPROT,
        m_axi_aw_ARQOS,
        m_axi_aw_ARREGION,
        m_axi_aw_ARUSER,
        m_axi_aw_RVALID,
        m_axi_aw_RREADY,
        m_axi_aw_RDATA,
        m_axi_aw_RLAST,
        m_axi_aw_RID,
        m_axi_aw_RFIFONUM,
        m_axi_aw_RUSER,
        m_axi_aw_RRESP,
        m_axi_aw_BVALID,
        m_axi_aw_BREADY,
        m_axi_aw_BRESP,
        m_axi_aw_BID,
        m_axi_aw_BUSER,
        m_axi_bi_AWVALID,
        m_axi_bi_AWREADY,
        m_axi_bi_AWADDR,
        m_axi_bi_AWID,
        m_axi_bi_AWLEN,
        m_axi_bi_AWSIZE,
        m_axi_bi_AWBURST,
        m_axi_bi_AWLOCK,
        m_axi_bi_AWCACHE,
        m_axi_bi_AWPROT,
        m_axi_bi_AWQOS,
        m_axi_bi_AWREGION,
        m_axi_bi_AWUSER,
        m_axi_bi_WVALID,
        m_axi_bi_WREADY,
        m_axi_bi_WDATA,
        m_axi_bi_WSTRB,
        m_axi_bi_WLAST,
        m_axi_bi_WID,
        m_axi_bi_WUSER,
        m_axi_bi_ARVALID,
        m_axi_bi_ARREADY,
        m_axi_bi_ARADDR,
        m_axi_bi_ARID,
        m_axi_bi_ARLEN,
        m_axi_bi_ARSIZE,
        m_axi_bi_ARBURST,
        m_axi_bi_ARLOCK,
        m_axi_bi_ARCACHE,
        m_axi_bi_ARPROT,
        m_axi_bi_ARQOS,
        m_axi_bi_ARREGION,
        m_axi_bi_ARUSER,
        m_axi_bi_RVALID,
        m_axi_bi_RREADY,
        m_axi_bi_RDATA,
        m_axi_bi_RLAST,
        m_axi_bi_RID,
        m_axi_bi_RFIFONUM,
        m_axi_bi_RUSER,
        m_axi_bi_RRESP,
        m_axi_bi_BVALID,
        m_axi_bi_BREADY,
        m_axi_bi_BRESP,
        m_axi_bi_BID,
        m_axi_bi_BUSER,
        sub52,
        zext_ln109_1,
        zext_ln113_1,
        m,
        shl_ln22_1_mid2,
        addr_a0,
        zext_ln50,
        addr_b0,
        shl_ln,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_aw_AWVALID;
input   m_axi_aw_AWREADY;
output  [31:0] m_axi_aw_AWADDR;
output  [0:0] m_axi_aw_AWID;
output  [31:0] m_axi_aw_AWLEN;
output  [2:0] m_axi_aw_AWSIZE;
output  [1:0] m_axi_aw_AWBURST;
output  [1:0] m_axi_aw_AWLOCK;
output  [3:0] m_axi_aw_AWCACHE;
output  [2:0] m_axi_aw_AWPROT;
output  [3:0] m_axi_aw_AWQOS;
output  [3:0] m_axi_aw_AWREGION;
output  [0:0] m_axi_aw_AWUSER;
output   m_axi_aw_WVALID;
input   m_axi_aw_WREADY;
output  [7:0] m_axi_aw_WDATA;
output  [0:0] m_axi_aw_WSTRB;
output   m_axi_aw_WLAST;
output  [0:0] m_axi_aw_WID;
output  [0:0] m_axi_aw_WUSER;
output   m_axi_aw_ARVALID;
input   m_axi_aw_ARREADY;
output  [31:0] m_axi_aw_ARADDR;
output  [0:0] m_axi_aw_ARID;
output  [31:0] m_axi_aw_ARLEN;
output  [2:0] m_axi_aw_ARSIZE;
output  [1:0] m_axi_aw_ARBURST;
output  [1:0] m_axi_aw_ARLOCK;
output  [3:0] m_axi_aw_ARCACHE;
output  [2:0] m_axi_aw_ARPROT;
output  [3:0] m_axi_aw_ARQOS;
output  [3:0] m_axi_aw_ARREGION;
output  [0:0] m_axi_aw_ARUSER;
input   m_axi_aw_RVALID;
output   m_axi_aw_RREADY;
input  [7:0] m_axi_aw_RDATA;
input   m_axi_aw_RLAST;
input  [0:0] m_axi_aw_RID;
input  [9:0] m_axi_aw_RFIFONUM;
input  [0:0] m_axi_aw_RUSER;
input  [1:0] m_axi_aw_RRESP;
input   m_axi_aw_BVALID;
output   m_axi_aw_BREADY;
input  [1:0] m_axi_aw_BRESP;
input  [0:0] m_axi_aw_BID;
input  [0:0] m_axi_aw_BUSER;
output   m_axi_bi_AWVALID;
input   m_axi_bi_AWREADY;
output  [31:0] m_axi_bi_AWADDR;
output  [0:0] m_axi_bi_AWID;
output  [31:0] m_axi_bi_AWLEN;
output  [2:0] m_axi_bi_AWSIZE;
output  [1:0] m_axi_bi_AWBURST;
output  [1:0] m_axi_bi_AWLOCK;
output  [3:0] m_axi_bi_AWCACHE;
output  [2:0] m_axi_bi_AWPROT;
output  [3:0] m_axi_bi_AWQOS;
output  [3:0] m_axi_bi_AWREGION;
output  [0:0] m_axi_bi_AWUSER;
output   m_axi_bi_WVALID;
input   m_axi_bi_WREADY;
output  [7:0] m_axi_bi_WDATA;
output  [0:0] m_axi_bi_WSTRB;
output   m_axi_bi_WLAST;
output  [0:0] m_axi_bi_WID;
output  [0:0] m_axi_bi_WUSER;
output   m_axi_bi_ARVALID;
input   m_axi_bi_ARREADY;
output  [31:0] m_axi_bi_ARADDR;
output  [0:0] m_axi_bi_ARID;
output  [31:0] m_axi_bi_ARLEN;
output  [2:0] m_axi_bi_ARSIZE;
output  [1:0] m_axi_bi_ARBURST;
output  [1:0] m_axi_bi_ARLOCK;
output  [3:0] m_axi_bi_ARCACHE;
output  [2:0] m_axi_bi_ARPROT;
output  [3:0] m_axi_bi_ARQOS;
output  [3:0] m_axi_bi_ARREGION;
output  [0:0] m_axi_bi_ARUSER;
input   m_axi_bi_RVALID;
output   m_axi_bi_RREADY;
input  [7:0] m_axi_bi_RDATA;
input   m_axi_bi_RLAST;
input  [0:0] m_axi_bi_RID;
input  [9:0] m_axi_bi_RFIFONUM;
input  [0:0] m_axi_bi_RUSER;
input  [1:0] m_axi_bi_RRESP;
input   m_axi_bi_BVALID;
output   m_axi_bi_BREADY;
input  [1:0] m_axi_bi_BRESP;
input  [0:0] m_axi_bi_BID;
input  [0:0] m_axi_bi_BUSER;
input  [16:0] sub52;
input  [15:0] zext_ln109_1;
input  [15:0] zext_ln113_1;
input  [15:0] m;
input  [31:0] shl_ln22_1_mid2;
input  [31:0] addr_a0;
input  [15:0] zext_ln50;
input  [31:0] addr_b0;
input  [15:0] shl_ln;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i;
output  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o;
output   shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld;

reg ap_idle;
reg m_axi_aw_ARVALID;
reg[31:0] m_axi_aw_ARADDR;
reg m_axi_aw_RREADY;
reg m_axi_bi_ARVALID;
reg[31:0] m_axi_bi_ARADDR;
reg m_axi_bi_RREADY;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld;
reg[19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o;
reg shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
reg   [0:0] icmp_ln145_reg_1644;
reg   [0:0] and_ln17_reg_1657;
reg    ap_predicate_op120_readreq_state4;
reg   [0:0] icmp_ln21_reg_1648;
reg    ap_predicate_op121_readreq_state4;
reg    ap_block_state4_io;
reg   [0:0] icmp_ln145_reg_1644_pp0_iter2_reg;
reg   [0:0] and_ln17_reg_1657_pp0_iter2_reg;
reg    ap_predicate_op252_read_state12;
reg   [0:0] icmp_ln21_reg_1648_pp0_iter2_reg;
reg    ap_predicate_op255_read_state12;
reg    ap_block_state12_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_subdone;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
reg    aw_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    aw_blk_n_R;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln17_1_reg_1661;
reg   [0:0] and_ln17_1_reg_1661_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln145_reg_1644_pp0_iter1_reg;
reg   [0:0] and_ln17_2_reg_1670;
reg   [0:0] and_ln17_2_reg_1670_pp0_iter1_reg;
reg   [0:0] icmp_ln145_reg_1644_pp0_iter3_reg;
reg   [0:0] and_ln17_2_reg_1670_pp0_iter3_reg;
reg    bi_blk_n_AR;
reg    bi_blk_n_R;
reg   [0:0] and_ln17_1_reg_1661_pp0_iter1_reg;
reg   [0:0] and_ln17_1_reg_1661_pp0_iter3_reg;
reg  signed [7:0] in_a_reg_346;
reg  signed [7:0] in_a_3_reg_402;
reg    ap_predicate_op133_readreq_state5;
reg    ap_predicate_op135_readreq_state5;
reg    ap_block_state5_io;
reg    ap_predicate_op286_read_state13;
reg    ap_predicate_op290_read_state13;
reg    ap_block_state13_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] zext_ln50_cast_fu_436_p1;
reg   [31:0] zext_ln50_cast_reg_1618;
wire   [31:0] zext_ln109_1_cast_fu_444_p1;
reg   [31:0] zext_ln109_1_cast_reg_1623;
reg   [15:0] t_2_reg_1632;
wire   [16:0] zext_ln145_1_fu_461_p1;
reg   [16:0] zext_ln145_1_reg_1637;
wire   [0:0] icmp_ln145_fu_465_p2;
wire   [0:0] icmp_ln21_fu_477_p2;
reg   [0:0] icmp_ln21_reg_1648_pp0_iter1_reg;
wire   [16:0] add_ln22_fu_483_p2;
reg   [16:0] add_ln22_reg_1652;
wire   [0:0] and_ln17_fu_507_p2;
reg   [0:0] and_ln17_reg_1657_pp0_iter1_reg;
reg   [0:0] and_ln17_reg_1657_pp0_iter3_reg;
wire   [0:0] and_ln17_1_fu_553_p2;
wire   [17:0] add_ln22_8_fu_575_p2;
reg   [17:0] add_ln22_8_reg_1665;
wire   [0:0] and_ln17_2_fu_599_p2;
reg   [0:0] and_ln17_2_reg_1670_pp0_iter2_reg;
wire   [16:0] sub_i_fu_605_p2;
reg  signed [16:0] sub_i_reg_1674;
reg   [31:0] aw_addr_reg_1679;
reg    ap_predicate_op147_readreq_state6;
reg    ap_predicate_op150_readreq_state6;
reg    ap_block_state6_io;
reg    ap_predicate_op318_read_state14;
reg    ap_predicate_op321_read_state14;
reg    ap_block_state14_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] aw_addr_1_reg_1685;
reg   [31:0] aw_addr_2_reg_1691;
reg   [31:0] aw_addr_3_reg_1697;
wire   [31:0] mul_i_fu_752_p2;
reg   [31:0] mul_i_reg_1703;
wire   [16:0] add_ln43_fu_757_p2;
reg  signed [16:0] add_ln43_reg_1711;
reg   [31:0] bi_addr_reg_1716;
reg    ap_predicate_op108_readreq_state3;
reg    ap_block_state3_io;
reg    ap_predicate_op164_readreq_state7;
reg    ap_block_state7_io;
reg    ap_predicate_op222_read_state11;
reg    ap_block_state11_pp0_stage2_iter2;
reg    ap_predicate_op358_read_state15;
reg    ap_block_state15_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_11001;
wire   [31:0] mul_ln43_fu_794_p2;
reg   [31:0] mul_ln43_reg_1722;
wire   [16:0] add_ln43_1_fu_799_p2;
reg  signed [16:0] add_ln43_1_reg_1727;
reg   [31:0] bi_addr_1_reg_1732;
reg    ap_block_pp0_stage3_11001;
wire   [31:0] mul_ln43_1_fu_842_p2;
reg   [31:0] mul_ln43_1_reg_1738;
wire   [16:0] add_ln43_2_fu_847_p2;
reg  signed [16:0] add_ln43_2_reg_1743;
reg   [31:0] bi_addr_2_reg_1748;
wire   [31:0] mul_ln43_2_fu_885_p2;
reg   [31:0] mul_ln43_2_reg_1754;
reg   [31:0] bi_addr_3_reg_1759;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg_1775;
reg   [7:0] aw_addr_read_reg_1815;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg_1820;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg_1840;
reg   [7:0] aw_addr_1_read_reg_1860;
reg   [7:0] bi_addr_read_reg_1865;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg_1875;
reg   [7:0] aw_addr_2_read_reg_1900;
reg   [7:0] bi_addr_1_read_reg_1905;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg_1920;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_71_reg_1930;
reg   [7:0] aw_addr_3_read_reg_1950;
reg   [7:0] bi_addr_2_read_reg_1955;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg_1960;
reg   [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg_1985;
reg   [7:0] bi_addr_3_read_reg_2010;
reg  signed [7:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60_reg_2015;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage2_subdone;
wire  signed [7:0] ap_phi_reg_pp0_iter2_in_a_reg_346;
reg  signed [7:0] ap_phi_reg_pp0_iter3_in_a_reg_346;
reg  signed [7:0] ap_phi_mux_value_a_1_phi_fu_362_p4;
reg   [7:0] ap_phi_mux_in_b_phi_fu_373_p4;
reg  signed [7:0] ap_phi_mux_value_a_phi_fu_384_p4;
reg   [7:0] ap_phi_mux_value_b_2_phi_fu_395_p4;
reg  signed [7:0] ap_phi_mux_in_a_3_phi_fu_406_p4;
wire  signed [7:0] ap_phi_reg_pp0_iter3_in_a_3_reg_402;
reg   [7:0] ap_phi_mux_value_b_1_phi_fu_418_p4;
reg   [7:0] ap_phi_mux_value_b_phi_fu_429_p4;
wire   [31:0] sub_ln22_fu_632_p2;
wire   [31:0] sub_ln22_1_fu_665_p2;
wire   [31:0] sub_ln22_2_fu_690_p2;
wire   [31:0] sub_ln22_3_fu_737_p2;
wire   [31:0] sub_ln50_fu_779_p2;
wire   [31:0] sub_ln50_1_fu_828_p2;
wire   [31:0] sub_ln50_2_fu_871_p2;
wire   [31:0] sub_ln50_3_fu_909_p2;
wire  signed [19:0] grp_fu_1495_p3;
wire  signed [19:0] grp_fu_1513_p3;
wire  signed [19:0] grp_fu_1540_p3;
wire  signed [19:0] grp_fu_1549_p3;
wire  signed [19:0] grp_fu_1504_p3;
wire  signed [19:0] grp_fu_1459_p3;
wire  signed [19:0] grp_fu_1477_p3;
wire  signed [19:0] grp_fu_1522_p3;
wire  signed [19:0] grp_fu_1531_p3;
wire  signed [19:0] grp_fu_1468_p3;
wire  signed [19:0] grp_fu_1432_p3;
wire  signed [19:0] grp_fu_1450_p3;
wire  signed [19:0] grp_fu_1558_p3;
wire  signed [19:0] grp_fu_1486_p3;
wire  signed [19:0] grp_fu_1441_p3;
wire  signed [19:0] grp_fu_1423_p3;
reg   [31:0] phi_mul_fu_188;
wire   [31:0] add_ln43_3_fu_765_p2;
wire    ap_loop_init;
reg   [15:0] t_fu_192;
wire   [15:0] k_fu_471_p2;
reg   [15:0] ap_sig_allocacmp_t_2;
wire   [16:0] zext_ln113_1_cast_fu_440_p1;
wire   [16:0] add_ln21_fu_495_p2;
wire   [0:0] icmp_ln17_fu_489_p2;
wire   [0:0] icmp_ln21_1_fu_501_p2;
wire   [16:0] shl_ln2_fu_513_p3;
wire   [14:0] tmp_fu_525_p4;
wire   [16:0] add_ln21_1_fu_541_p2;
wire   [0:0] icmp_ln17_1_fu_535_p2;
wire   [0:0] icmp_ln21_2_fu_547_p2;
wire   [16:0] add_ln22_5_fu_559_p2;
wire  signed [17:0] sext_ln22_1_fu_565_p1;
wire   [17:0] zext_ln17_fu_521_p1;
wire   [17:0] add_ln22_6_fu_569_p2;
wire   [16:0] add_ln21_2_fu_587_p2;
wire   [0:0] icmp_ln17_2_fu_581_p2;
wire   [0:0] icmp_ln21_3_fu_593_p2;
wire  signed [31:0] sext_ln22_fu_619_p1;
wire   [31:0] add_ln22_1_fu_622_p2;
wire   [31:0] add_ln22_2_fu_627_p2;
wire   [31:0] zext_ln145_fu_616_p1;
wire   [16:0] shl_ln1_fu_644_p3;
wire   [31:0] zext_ln22_fu_655_p1;
wire   [31:0] add_ln22_3_fu_651_p2;
wire   [31:0] add_ln22_4_fu_659_p2;
wire   [31:0] zext_ln22_1_fu_681_p1;
wire   [31:0] add_ln22_7_fu_677_p2;
wire   [31:0] add_ln22_9_fu_684_p2;
wire   [17:0] shl_ln15_1_fu_702_p3;
wire   [17:0] or_ln22_fu_713_p2;
wire   [18:0] or_ln_fu_719_p3;
wire   [31:0] zext_ln22_2_fu_727_p1;
wire   [31:0] add_ln22_10_fu_709_p2;
wire   [31:0] add_ln22_11_fu_731_p2;
wire   [15:0] mul_i_fu_752_p1;
wire   [31:0] add_ln50_4_fu_770_p2;
wire   [31:0] add_ln50_fu_774_p2;
wire   [15:0] mul_ln43_fu_794_p1;
wire   [15:0] or_ln50_fu_809_p2;
wire   [31:0] zext_ln43_fu_814_p1;
wire   [31:0] add_ln50_5_fu_818_p2;
wire   [31:0] add_ln50_1_fu_823_p2;
wire   [15:0] mul_ln43_1_fu_842_p1;
wire   [15:0] or_ln50_1_fu_852_p2;
wire   [31:0] zext_ln43_1_fu_857_p1;
wire   [31:0] add_ln50_6_fu_861_p2;
wire   [31:0] add_ln50_2_fu_866_p2;
wire   [15:0] mul_ln43_2_fu_885_p1;
wire   [15:0] or_ln50_2_fu_890_p2;
wire   [31:0] zext_ln43_2_fu_895_p1;
wire   [31:0] add_ln50_7_fu_899_p2;
wire   [31:0] add_ln50_3_fu_904_p2;
wire   [7:0] grp_fu_1423_p0;
wire   [7:0] grp_fu_1432_p0;
wire   [7:0] grp_fu_1441_p0;
wire   [7:0] grp_fu_1450_p0;
wire   [7:0] grp_fu_1459_p0;
wire   [7:0] grp_fu_1468_p0;
wire   [7:0] grp_fu_1477_p0;
wire   [7:0] grp_fu_1486_p0;
wire   [7:0] grp_fu_1495_p0;
wire   [7:0] grp_fu_1504_p0;
wire   [7:0] grp_fu_1513_p1;
wire   [7:0] grp_fu_1522_p0;
wire   [7:0] grp_fu_1531_p0;
wire   [7:0] grp_fu_1540_p1;
wire   [7:0] grp_fu_1549_p1;
wire   [7:0] grp_fu_1558_p0;
reg    grp_fu_1423_ce;
reg    grp_fu_1432_ce;
reg    grp_fu_1441_ce;
reg    grp_fu_1450_ce;
reg    grp_fu_1459_ce;
reg    grp_fu_1468_ce;
reg    grp_fu_1477_ce;
reg    grp_fu_1486_ce;
reg    grp_fu_1495_ce;
reg    grp_fu_1504_ce;
reg    grp_fu_1513_ce;
reg    grp_fu_1522_ce;
reg    grp_fu_1531_ce;
reg    grp_fu_1540_ce;
reg    grp_fu_1549_ce;
reg    grp_fu_1558_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage2;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] grp_fu_1423_p00;
wire   [15:0] grp_fu_1432_p00;
wire   [15:0] grp_fu_1441_p00;
wire   [15:0] grp_fu_1450_p00;
wire   [15:0] grp_fu_1459_p00;
wire   [15:0] grp_fu_1468_p00;
wire   [15:0] grp_fu_1477_p00;
wire   [15:0] grp_fu_1486_p00;
wire   [15:0] grp_fu_1495_p00;
wire   [15:0] grp_fu_1504_p00;
wire   [15:0] grp_fu_1513_p10;
wire   [15:0] grp_fu_1522_p00;
wire   [15:0] grp_fu_1531_p00;
wire   [15:0] grp_fu_1540_p10;
wire   [15:0] grp_fu_1549_p10;
wire   [15:0] grp_fu_1558_p00;
reg    ap_condition_743;
reg    ap_condition_793;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23 = 8'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22 = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 phi_mul_fu_188 = 32'd0;
#0 t_fu_192 = 16'd0;
#0 ap_done_reg = 1'b0;
end

shell_top_mul_17s_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_17s_16ns_32_1_1_U1(
    .din0(sub_i_reg_1674),
    .din1(mul_i_fu_752_p1),
    .dout(mul_i_fu_752_p2)
);

shell_top_mul_17s_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_17s_16ns_32_1_1_U2(
    .din0(add_ln43_reg_1711),
    .din1(mul_ln43_fu_794_p1),
    .dout(mul_ln43_fu_794_p2)
);

shell_top_mul_17s_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_17s_16ns_32_1_1_U3(
    .din0(add_ln43_1_reg_1727),
    .din1(mul_ln43_1_fu_842_p1),
    .dout(mul_ln43_1_fu_842_p2)
);

shell_top_mul_17s_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_17s_16ns_32_1_1_U4(
    .din0(add_ln43_2_reg_1743),
    .din1(mul_ln43_2_fu_885_p1),
    .dout(mul_ln43_2_fu_885_p2)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1423_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i),
    .ce(grp_fu_1423_ce),
    .dout(grp_fu_1423_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1432_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i),
    .ce(grp_fu_1432_ce),
    .dout(grp_fu_1432_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1441_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i),
    .ce(grp_fu_1441_ce),
    .dout(grp_fu_1441_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1450_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i),
    .ce(grp_fu_1450_ce),
    .dout(grp_fu_1450_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1459_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i),
    .ce(grp_fu_1459_ce),
    .dout(grp_fu_1459_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1468_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i),
    .ce(grp_fu_1468_ce),
    .dout(grp_fu_1468_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1477_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i),
    .ce(grp_fu_1477_ce),
    .dout(grp_fu_1477_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1486_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i),
    .ce(grp_fu_1486_ce),
    .dout(grp_fu_1486_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1495_p0),
    .din1(ap_phi_reg_pp0_iter3_in_a_reg_346),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i),
    .ce(grp_fu_1495_ce),
    .dout(grp_fu_1495_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1504_p0),
    .din1(ap_phi_mux_value_a_1_phi_fu_362_p4),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i),
    .ce(grp_fu_1504_ce),
    .dout(grp_fu_1504_p3)
);

shell_top_mac_muladd_8s_8ns_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8ns_20s_20_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5),
    .din1(grp_fu_1513_p1),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i),
    .ce(grp_fu_1513_ce),
    .dout(grp_fu_1513_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1522_p0),
    .din1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i),
    .ce(grp_fu_1522_ce),
    .dout(grp_fu_1522_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1531_p0),
    .din1(ap_phi_mux_value_a_phi_fu_384_p4),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i),
    .ce(grp_fu_1531_ce),
    .dout(grp_fu_1531_p3)
);

shell_top_mac_muladd_8s_8ns_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8ns_20s_20_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4),
    .din1(grp_fu_1540_p1),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i),
    .ce(grp_fu_1540_ce),
    .dout(grp_fu_1540_p3)
);

shell_top_mac_muladd_8s_8ns_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8ns_20s_20_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3),
    .din1(grp_fu_1549_p1),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i),
    .ce(grp_fu_1549_ce),
    .dout(grp_fu_1549_p3)
);

shell_top_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1558_p0),
    .din1(in_a_3_reg_402),
    .din2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i),
    .ce(grp_fu_1558_ce),
    .dout(grp_fu_1558_p3)
);

shell_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage2) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage2) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage2) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_743)) begin
        if (((icmp_ln21_reg_1648_pp0_iter2_reg == 1'd1) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_in_a_reg_346 <= aw_addr_read_reg_1815;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_in_a_reg_346 <= ap_phi_reg_pp0_iter2_in_a_reg_346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_793)) begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg))) begin
            in_a_3_reg_402 <= aw_addr_3_read_reg_1950;
        end else if ((1'b1 == 1'b1)) begin
            in_a_3_reg_402 <= ap_phi_reg_pp0_iter3_in_a_3_reg_402;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_mul_fu_188 <= 32'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln145_reg_1644 == 1'd1))) begin
        phi_mul_fu_188 <= add_ln43_3_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln145_fu_465_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            t_fu_192 <= k_fu_471_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            t_fu_192 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln22_8_reg_1665 <= add_ln22_8_fu_575_p2;
        add_ln22_reg_1652 <= add_ln22_fu_483_p2;
        and_ln17_1_reg_1661 <= and_ln17_1_fu_553_p2;
        and_ln17_1_reg_1661_pp0_iter1_reg <= and_ln17_1_reg_1661;
        and_ln17_1_reg_1661_pp0_iter2_reg <= and_ln17_1_reg_1661_pp0_iter1_reg;
        and_ln17_1_reg_1661_pp0_iter3_reg <= and_ln17_1_reg_1661_pp0_iter2_reg;
        and_ln17_2_reg_1670 <= and_ln17_2_fu_599_p2;
        and_ln17_2_reg_1670_pp0_iter1_reg <= and_ln17_2_reg_1670;
        and_ln17_2_reg_1670_pp0_iter2_reg <= and_ln17_2_reg_1670_pp0_iter1_reg;
        and_ln17_2_reg_1670_pp0_iter3_reg <= and_ln17_2_reg_1670_pp0_iter2_reg;
        and_ln17_reg_1657 <= and_ln17_fu_507_p2;
        and_ln17_reg_1657_pp0_iter1_reg <= and_ln17_reg_1657;
        and_ln17_reg_1657_pp0_iter2_reg <= and_ln17_reg_1657_pp0_iter1_reg;
        and_ln17_reg_1657_pp0_iter3_reg <= and_ln17_reg_1657_pp0_iter2_reg;
        aw_addr_2_read_reg_1900 <= m_axi_aw_RDATA;
        bi_addr_1_read_reg_1905 <= m_axi_bi_RDATA;
        bi_addr_2_reg_1748 <= sub_ln50_2_fu_871_p2;
        icmp_ln145_reg_1644 <= icmp_ln145_fu_465_p2;
        icmp_ln145_reg_1644_pp0_iter1_reg <= icmp_ln145_reg_1644;
        icmp_ln145_reg_1644_pp0_iter2_reg <= icmp_ln145_reg_1644_pp0_iter1_reg;
        icmp_ln145_reg_1644_pp0_iter3_reg <= icmp_ln145_reg_1644_pp0_iter2_reg;
        icmp_ln21_reg_1648 <= icmp_ln21_fu_477_p2;
        icmp_ln21_reg_1648_pp0_iter1_reg <= icmp_ln21_reg_1648;
        icmp_ln21_reg_1648_pp0_iter2_reg <= icmp_ln21_reg_1648_pp0_iter1_reg;
        mul_ln43_2_reg_1754 <= mul_ln43_2_fu_885_p2;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg_1775 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg_1920 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_71_reg_1930 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30;
        sub_i_reg_1674 <= sub_i_fu_605_p2;
        t_2_reg_1632 <= ap_sig_allocacmp_t_2;
        zext_ln109_1_cast_reg_1623[15 : 0] <= zext_ln109_1_cast_fu_444_p1[15 : 0];
        zext_ln145_1_reg_1637[15 : 0] <= zext_ln145_1_fu_461_p1[15 : 0];
        zext_ln50_cast_reg_1618[15 : 0] <= zext_ln50_cast_fu_436_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln43_1_reg_1727 <= add_ln43_1_fu_799_p2;
        aw_addr_read_reg_1815 <= m_axi_aw_RDATA;
        bi_addr_3_read_reg_2010 <= m_axi_bi_RDATA;
        bi_addr_reg_1716 <= sub_ln50_fu_779_p2;
        mul_ln43_reg_1722 <= mul_ln43_fu_794_p2;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg_1820 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60_reg_2015 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg_1840 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln43_2_reg_1743 <= add_ln43_2_fu_847_p2;
        aw_addr_1_read_reg_1860 <= m_axi_aw_RDATA;
        bi_addr_1_reg_1732 <= sub_ln50_1_fu_828_p2;
        bi_addr_read_reg_1865 <= m_axi_bi_RDATA;
        mul_ln43_1_reg_1738 <= mul_ln43_1_fu_842_p2;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg_1875 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln43_reg_1711 <= add_ln43_fu_757_p2;
        aw_addr_1_reg_1685 <= sub_ln22_1_fu_665_p2;
        aw_addr_2_reg_1691 <= sub_ln22_2_fu_690_p2;
        aw_addr_3_read_reg_1950 <= m_axi_aw_RDATA;
        aw_addr_3_reg_1697 <= sub_ln22_3_fu_737_p2;
        aw_addr_reg_1679 <= sub_ln22_fu_632_p2;
        bi_addr_2_read_reg_1955 <= m_axi_bi_RDATA;
        bi_addr_3_reg_1759 <= sub_ln50_3_fu_909_p2;
        mul_i_reg_1703 <= mul_i_fu_752_p2;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg_1960 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg_1985 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_a_reg_346 <= ap_phi_reg_pp0_iter3_in_a_reg_346;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2 <= ap_phi_mux_value_a_1_phi_fu_362_p4;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33 <= ap_phi_mux_in_b_phi_fu_373_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg_1875;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg_1920;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32 <= ap_phi_mux_value_b_2_phi_fu_395_p4;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39 <= ap_phi_mux_value_a_phi_fu_384_p4;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5 <= in_a_reg_346;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg_1820;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg_1840;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg_1775;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg_1985;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60_reg_2015;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30 <= ap_phi_mux_value_b_phi_fu_429_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31 <= ap_phi_mux_value_b_1_phi_fu_418_p4;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36 <= ap_phi_mux_in_a_3_phi_fu_406_p4;
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg_1960;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone) & (icmp_ln145_reg_1644 == 1'd0))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_condition_exit_pp0_iter3_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg))) begin
        ap_phi_mux_in_a_3_phi_fu_406_p4 = aw_addr_3_read_reg_1950;
    end else begin
        ap_phi_mux_in_a_3_phi_fu_406_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_1648_pp0_iter2_reg == 1'd1) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_in_b_phi_fu_373_p4 = bi_addr_read_reg_1865;
    end else begin
        ap_phi_mux_in_b_phi_fu_373_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_reg_1657_pp0_iter2_reg))) begin
        ap_phi_mux_value_a_1_phi_fu_362_p4 = aw_addr_1_read_reg_1860;
    end else begin
        ap_phi_mux_value_a_1_phi_fu_362_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter3_reg))) begin
        ap_phi_mux_value_a_phi_fu_384_p4 = aw_addr_2_read_reg_1900;
    end else begin
        ap_phi_mux_value_a_phi_fu_384_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter3_reg))) begin
        ap_phi_mux_value_b_1_phi_fu_418_p4 = bi_addr_2_read_reg_1955;
    end else begin
        ap_phi_mux_value_b_1_phi_fu_418_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_reg_1657_pp0_iter3_reg))) begin
        ap_phi_mux_value_b_2_phi_fu_395_p4 = bi_addr_1_read_reg_1905;
    end else begin
        ap_phi_mux_value_b_2_phi_fu_395_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg))) begin
        ap_phi_mux_value_b_phi_fu_429_p4 = bi_addr_3_read_reg_2010;
    end else begin
        ap_phi_mux_value_b_phi_fu_429_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_t_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_t_2 = t_fu_192;
    end
end

always @ (*) begin
    if ((((icmp_ln145_reg_1644_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln17_1_reg_1661) & (icmp_ln145_reg_1644 == 1'd1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op120_readreq_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln21_reg_1648 == 1'd1) & (icmp_ln145_reg_1644 == 1'd1)))) begin
        aw_blk_n_AR = m_axi_aw_ARREADY;
    end else begin
        aw_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op252_read_state12 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln21_reg_1648_pp0_iter2_reg == 1'd1) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1)))) begin
        aw_blk_n_R = m_axi_aw_RVALID;
    end else begin
        aw_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln145_reg_1644_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter1_reg)) | ((icmp_ln145_reg_1644_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (1'd1 == and_ln17_2_reg_1670_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln17_reg_1657) & (icmp_ln145_reg_1644 == 1'd1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op121_readreq_state4 == 1'b1)))) begin
        bi_blk_n_AR = m_axi_bi_ARREADY;
    end else begin
        bi_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter3_reg)) | ((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_reg_1657_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op255_read_state12 == 1'b1)))) begin
        bi_blk_n_R = m_axi_bi_RVALID;
    end else begin
        bi_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1423_ce = 1'b1;
    end else begin
        grp_fu_1423_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1432_ce = 1'b1;
    end else begin
        grp_fu_1432_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1441_ce = 1'b1;
    end else begin
        grp_fu_1441_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1450_ce = 1'b1;
    end else begin
        grp_fu_1450_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1459_ce = 1'b1;
    end else begin
        grp_fu_1459_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1468_ce = 1'b1;
    end else begin
        grp_fu_1468_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1477_ce = 1'b1;
    end else begin
        grp_fu_1477_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1486_ce = 1'b1;
    end else begin
        grp_fu_1486_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1495_ce = 1'b1;
    end else begin
        grp_fu_1495_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1504_ce = 1'b1;
    end else begin
        grp_fu_1504_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1513_ce = 1'b1;
    end else begin
        grp_fu_1513_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1522_ce = 1'b1;
    end else begin
        grp_fu_1522_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1531_ce = 1'b1;
    end else begin
        grp_fu_1531_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1540_ce = 1'b1;
    end else begin
        grp_fu_1540_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1549_ce = 1'b1;
    end else begin
        grp_fu_1549_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1558_ce = 1'b1;
    end else begin
        grp_fu_1558_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op147_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_aw_ARADDR = aw_addr_3_reg_1697;
    end else if (((ap_predicate_op133_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_aw_ARADDR = aw_addr_2_reg_1691;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op120_readreq_state4 == 1'b1))) begin
        m_axi_aw_ARADDR = aw_addr_1_reg_1685;
    end else if (((ap_predicate_op108_readreq_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_aw_ARADDR = aw_addr_reg_1679;
    end else begin
        m_axi_aw_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op108_readreq_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op147_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op133_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op120_readreq_state4 == 1'b1)))) begin
        m_axi_aw_ARVALID = 1'b1;
    end else begin
        m_axi_aw_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op222_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op318_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op286_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op252_read_state12 == 1'b1)))) begin
        m_axi_aw_RREADY = 1'b1;
    end else begin
        m_axi_aw_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op164_readreq_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_bi_ARADDR = bi_addr_3_reg_1759;
    end else if (((ap_predicate_op150_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_bi_ARADDR = bi_addr_2_reg_1748;
    end else if (((ap_predicate_op135_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_bi_ARADDR = bi_addr_1_reg_1732;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op121_readreq_state4 == 1'b1))) begin
        m_axi_bi_ARADDR = bi_addr_reg_1716;
    end else begin
        m_axi_bi_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op164_readreq_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op150_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op135_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op121_readreq_state4 == 1'b1)))) begin
        m_axi_bi_ARVALID = 1'b1;
    end else begin
        m_axi_bi_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op358_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op321_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op290_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op255_read_state12 == 1'b1)))) begin
        m_axi_bi_RREADY = 1'b1;
    end else begin
        m_axi_bi_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o = grp_fu_1450_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o = grp_fu_1432_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o = grp_fu_1468_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o = grp_fu_1531_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o = grp_fu_1522_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o = grp_fu_1477_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o = grp_fu_1459_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o = grp_fu_1504_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o = grp_fu_1549_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o = grp_fu_1540_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o = grp_fu_1513_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o = grp_fu_1495_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o = grp_fu_1423_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o = grp_fu_1441_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o = grp_fu_1486_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o = grp_fu_1558_p3;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld = 1'b1;
    end else begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter3_stage2) & (ap_idle_pp0_0to2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln21_1_fu_541_p2 = (zext_ln113_1_cast_fu_440_p1 + 17'd2);

assign add_ln21_2_fu_587_p2 = (zext_ln113_1_cast_fu_440_p1 + 17'd3);

assign add_ln21_fu_495_p2 = (zext_ln113_1_cast_fu_440_p1 + 17'd1);

assign add_ln22_10_fu_709_p2 = (shl_ln22_1_mid2 + addr_a0);

assign add_ln22_11_fu_731_p2 = (zext_ln22_2_fu_727_p1 + add_ln22_10_fu_709_p2);

assign add_ln22_1_fu_622_p2 = ($signed(shl_ln22_1_mid2) + $signed(sext_ln22_fu_619_p1));

assign add_ln22_2_fu_627_p2 = (add_ln22_1_fu_622_p2 + addr_a0);

assign add_ln22_3_fu_651_p2 = (shl_ln22_1_mid2 + addr_a0);

assign add_ln22_4_fu_659_p2 = (zext_ln22_fu_655_p1 + add_ln22_3_fu_651_p2);

assign add_ln22_5_fu_559_p2 = ($signed(zext_ln113_1_cast_fu_440_p1) + $signed(17'd131071));

assign add_ln22_6_fu_569_p2 = ($signed(sext_ln22_1_fu_565_p1) + $signed(zext_ln17_fu_521_p1));

assign add_ln22_7_fu_677_p2 = (shl_ln22_1_mid2 + addr_a0);

assign add_ln22_8_fu_575_p2 = (add_ln22_6_fu_569_p2 + 18'd2);

assign add_ln22_9_fu_684_p2 = (zext_ln22_1_fu_681_p1 + add_ln22_7_fu_677_p2);

assign add_ln22_fu_483_p2 = ($signed(zext_ln113_1_cast_fu_440_p1) + $signed(17'd131071));

assign add_ln43_1_fu_799_p2 = ($signed(zext_ln145_1_reg_1637) + $signed(17'd131070));

assign add_ln43_2_fu_847_p2 = ($signed(zext_ln145_1_reg_1637) + $signed(17'd131069));

assign add_ln43_3_fu_765_p2 = (phi_mul_fu_188 + zext_ln109_1_cast_reg_1623);

assign add_ln43_fu_757_p2 = ($signed(zext_ln145_1_reg_1637) + $signed(17'd131071));

assign add_ln50_1_fu_823_p2 = (add_ln50_5_fu_818_p2 + mul_i_reg_1703);

assign add_ln50_2_fu_866_p2 = (add_ln50_6_fu_861_p2 + mul_i_reg_1703);

assign add_ln50_3_fu_904_p2 = (add_ln50_7_fu_899_p2 + mul_i_reg_1703);

assign add_ln50_4_fu_770_p2 = (zext_ln50_cast_reg_1618 + addr_b0);

assign add_ln50_5_fu_818_p2 = (zext_ln43_fu_814_p1 + addr_b0);

assign add_ln50_6_fu_861_p2 = (zext_ln43_1_fu_857_p1 + addr_b0);

assign add_ln50_7_fu_899_p2 = (zext_ln43_2_fu_895_p1 + addr_b0);

assign add_ln50_fu_774_p2 = (add_ln50_4_fu_770_p2 + mul_i_reg_1703);

assign and_ln17_1_fu_553_p2 = (icmp_ln21_2_fu_547_p2 & icmp_ln17_1_fu_535_p2);

assign and_ln17_2_fu_599_p2 = (icmp_ln21_3_fu_593_p2 & icmp_ln17_2_fu_581_p2);

assign and_ln17_fu_507_p2 = (icmp_ln21_1_fu_501_p2 & icmp_ln17_fu_489_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter2 = ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op222_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter2 = (((ap_predicate_op255_read_state12 == 1'b1) & (m_axi_bi_RVALID == 1'b0)) | ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op252_read_state12 == 1'b1)));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter3 = (((ap_predicate_op290_read_state13 == 1'b1) & (m_axi_bi_RVALID == 1'b0)) | ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op286_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage1_iter3 = (((ap_predicate_op321_read_state14 == 1'b1) & (m_axi_bi_RVALID == 1'b0)) | ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op318_read_state14 == 1'b1)));
end

always @ (*) begin
    ap_block_state15_pp0_stage2_iter3 = ((ap_predicate_op358_read_state15 == 1'b1) & (m_axi_bi_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op108_readreq_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_io = (((ap_predicate_op121_readreq_state4 == 1'b1) & (m_axi_bi_ARREADY == 1'b0)) | ((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op120_readreq_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_io = (((ap_predicate_op135_readreq_state5 == 1'b1) & (m_axi_bi_ARREADY == 1'b0)) | ((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op133_readreq_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_io = (((ap_predicate_op150_readreq_state6 == 1'b1) & (m_axi_bi_ARREADY == 1'b0)) | ((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op147_readreq_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_io = ((ap_predicate_op164_readreq_state7 == 1'b1) & (m_axi_bi_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_743 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_793 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_phi_reg_pp0_iter2_in_a_reg_346 = 8'd0;

assign ap_phi_reg_pp0_iter3_in_a_3_reg_402 = 8'd0;

always @ (*) begin
    ap_predicate_op108_readreq_state3 = ((icmp_ln21_reg_1648 == 1'd1) & (icmp_ln145_reg_1644 == 1'd1));
end

always @ (*) begin
    ap_predicate_op120_readreq_state4 = ((1'd1 == and_ln17_reg_1657) & (icmp_ln145_reg_1644 == 1'd1));
end

always @ (*) begin
    ap_predicate_op121_readreq_state4 = ((icmp_ln21_reg_1648 == 1'd1) & (icmp_ln145_reg_1644 == 1'd1));
end

always @ (*) begin
    ap_predicate_op133_readreq_state5 = ((1'd1 == and_ln17_1_reg_1661) & (icmp_ln145_reg_1644 == 1'd1));
end

always @ (*) begin
    ap_predicate_op135_readreq_state5 = ((1'd1 == and_ln17_reg_1657) & (icmp_ln145_reg_1644 == 1'd1));
end

always @ (*) begin
    ap_predicate_op147_readreq_state6 = ((icmp_ln145_reg_1644_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op150_readreq_state6 = ((icmp_ln145_reg_1644_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op164_readreq_state7 = ((icmp_ln145_reg_1644_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op222_read_state11 = ((icmp_ln21_reg_1648_pp0_iter2_reg == 1'd1) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op252_read_state12 = ((icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_reg_1657_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op255_read_state12 = ((icmp_ln21_reg_1648_pp0_iter2_reg == 1'd1) & (icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op286_read_state13 = ((icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op290_read_state13 = ((icmp_ln145_reg_1644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_reg_1657_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op318_read_state14 = ((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg));
end

always @ (*) begin
    ap_predicate_op321_read_state14 = ((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1661_pp0_iter3_reg));
end

always @ (*) begin
    ap_predicate_op358_read_state15 = ((icmp_ln145_reg_1644_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1670_pp0_iter3_reg));
end

assign grp_fu_1423_p0 = grp_fu_1423_p00;

assign grp_fu_1423_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;

assign grp_fu_1432_p0 = grp_fu_1432_p00;

assign grp_fu_1432_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;

assign grp_fu_1441_p0 = grp_fu_1441_p00;

assign grp_fu_1441_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;

assign grp_fu_1450_p0 = grp_fu_1450_p00;

assign grp_fu_1450_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;

assign grp_fu_1459_p0 = grp_fu_1459_p00;

assign grp_fu_1459_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;

assign grp_fu_1468_p0 = grp_fu_1468_p00;

assign grp_fu_1468_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;

assign grp_fu_1477_p0 = grp_fu_1477_p00;

assign grp_fu_1477_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31;

assign grp_fu_1486_p0 = grp_fu_1486_p00;

assign grp_fu_1486_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;

assign grp_fu_1495_p0 = grp_fu_1495_p00;

assign grp_fu_1495_p00 = ap_phi_mux_in_b_phi_fu_373_p4;

assign grp_fu_1504_p0 = grp_fu_1504_p00;

assign grp_fu_1504_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;

assign grp_fu_1513_p1 = grp_fu_1513_p10;

assign grp_fu_1513_p10 = ap_phi_mux_value_b_2_phi_fu_395_p4;

assign grp_fu_1522_p0 = grp_fu_1522_p00;

assign grp_fu_1522_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_71_reg_1930;

assign grp_fu_1531_p0 = grp_fu_1531_p00;

assign grp_fu_1531_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;

assign grp_fu_1540_p1 = grp_fu_1540_p10;

assign grp_fu_1540_p10 = ap_phi_mux_value_b_1_phi_fu_418_p4;

assign grp_fu_1549_p1 = grp_fu_1549_p10;

assign grp_fu_1549_p10 = ap_phi_mux_value_b_phi_fu_429_p4;

assign grp_fu_1558_p0 = grp_fu_1558_p00;

assign grp_fu_1558_p00 = shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;

assign icmp_ln145_fu_465_p2 = ((sub52 > zext_ln145_1_fu_461_p1) ? 1'b1 : 1'b0);

assign icmp_ln17_1_fu_535_p2 = ((tmp_fu_525_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln17_2_fu_581_p2 = ((ap_sig_allocacmp_t_2 > 16'd2) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_489_p2 = ((ap_sig_allocacmp_t_2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_1_fu_501_p2 = ((add_ln21_fu_495_p2 > zext_ln145_1_fu_461_p1) ? 1'b1 : 1'b0);

assign icmp_ln21_2_fu_547_p2 = ((add_ln21_1_fu_541_p2 > zext_ln145_1_fu_461_p1) ? 1'b1 : 1'b0);

assign icmp_ln21_3_fu_593_p2 = ((add_ln21_2_fu_587_p2 > zext_ln145_1_fu_461_p1) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_477_p2 = ((ap_sig_allocacmp_t_2 < m) ? 1'b1 : 1'b0);

assign k_fu_471_p2 = (ap_sig_allocacmp_t_2 + 16'd1);

assign m_axi_aw_ARBURST = 2'd0;

assign m_axi_aw_ARCACHE = 4'd0;

assign m_axi_aw_ARID = 1'd0;

assign m_axi_aw_ARLEN = 32'd1;

assign m_axi_aw_ARLOCK = 2'd0;

assign m_axi_aw_ARPROT = 3'd0;

assign m_axi_aw_ARQOS = 4'd0;

assign m_axi_aw_ARREGION = 4'd0;

assign m_axi_aw_ARSIZE = 3'd0;

assign m_axi_aw_ARUSER = 1'd0;

assign m_axi_aw_AWADDR = 32'd0;

assign m_axi_aw_AWBURST = 2'd0;

assign m_axi_aw_AWCACHE = 4'd0;

assign m_axi_aw_AWID = 1'd0;

assign m_axi_aw_AWLEN = 32'd0;

assign m_axi_aw_AWLOCK = 2'd0;

assign m_axi_aw_AWPROT = 3'd0;

assign m_axi_aw_AWQOS = 4'd0;

assign m_axi_aw_AWREGION = 4'd0;

assign m_axi_aw_AWSIZE = 3'd0;

assign m_axi_aw_AWUSER = 1'd0;

assign m_axi_aw_AWVALID = 1'b0;

assign m_axi_aw_BREADY = 1'b0;

assign m_axi_aw_WDATA = 8'd0;

assign m_axi_aw_WID = 1'd0;

assign m_axi_aw_WLAST = 1'b0;

assign m_axi_aw_WSTRB = 1'd0;

assign m_axi_aw_WUSER = 1'd0;

assign m_axi_aw_WVALID = 1'b0;

assign m_axi_bi_ARBURST = 2'd0;

assign m_axi_bi_ARCACHE = 4'd0;

assign m_axi_bi_ARID = 1'd0;

assign m_axi_bi_ARLEN = 32'd1;

assign m_axi_bi_ARLOCK = 2'd0;

assign m_axi_bi_ARPROT = 3'd0;

assign m_axi_bi_ARQOS = 4'd0;

assign m_axi_bi_ARREGION = 4'd0;

assign m_axi_bi_ARSIZE = 3'd0;

assign m_axi_bi_ARUSER = 1'd0;

assign m_axi_bi_AWADDR = 32'd0;

assign m_axi_bi_AWBURST = 2'd0;

assign m_axi_bi_AWCACHE = 4'd0;

assign m_axi_bi_AWID = 1'd0;

assign m_axi_bi_AWLEN = 32'd0;

assign m_axi_bi_AWLOCK = 2'd0;

assign m_axi_bi_AWPROT = 3'd0;

assign m_axi_bi_AWQOS = 4'd0;

assign m_axi_bi_AWREGION = 4'd0;

assign m_axi_bi_AWSIZE = 3'd0;

assign m_axi_bi_AWUSER = 1'd0;

assign m_axi_bi_AWVALID = 1'b0;

assign m_axi_bi_BREADY = 1'b0;

assign m_axi_bi_WDATA = 8'd0;

assign m_axi_bi_WID = 1'd0;

assign m_axi_bi_WLAST = 1'b0;

assign m_axi_bi_WSTRB = 1'd0;

assign m_axi_bi_WUSER = 1'd0;

assign m_axi_bi_WVALID = 1'b0;

assign mul_i_fu_752_p1 = zext_ln109_1_cast_reg_1623;

assign mul_ln43_1_fu_842_p1 = zext_ln109_1_cast_reg_1623;

assign mul_ln43_2_fu_885_p1 = zext_ln109_1_cast_reg_1623;

assign mul_ln43_fu_794_p1 = zext_ln109_1_cast_reg_1623;

assign or_ln22_fu_713_p2 = (shl_ln15_1_fu_702_p3 | 18'd2);

assign or_ln50_1_fu_852_p2 = (shl_ln | 16'd2);

assign or_ln50_2_fu_890_p2 = (shl_ln | 16'd3);

assign or_ln50_fu_809_p2 = (shl_ln | 16'd1);

assign or_ln_fu_719_p3 = {{1'd0}, {or_ln22_fu_713_p2}};

assign sext_ln22_1_fu_565_p1 = $signed(add_ln22_5_fu_559_p2);

assign sext_ln22_fu_619_p1 = $signed(add_ln22_reg_1652);

assign shl_ln15_1_fu_702_p3 = {{m}, {2'd0}};

assign shl_ln1_fu_644_p3 = {{m}, {1'd0}};

assign shl_ln2_fu_513_p3 = {{m}, {1'd0}};

assign sub_i_fu_605_p2 = ($signed(zext_ln113_1_cast_fu_440_p1) + $signed(17'd131071));

assign sub_ln22_1_fu_665_p2 = (add_ln22_4_fu_659_p2 - zext_ln145_fu_616_p1);

assign sub_ln22_2_fu_690_p2 = (add_ln22_9_fu_684_p2 - zext_ln145_fu_616_p1);

assign sub_ln22_3_fu_737_p2 = (add_ln22_11_fu_731_p2 - zext_ln145_fu_616_p1);

assign sub_ln22_fu_632_p2 = (add_ln22_2_fu_627_p2 - zext_ln145_fu_616_p1);

assign sub_ln50_1_fu_828_p2 = (add_ln50_1_fu_823_p2 - mul_ln43_reg_1722);

assign sub_ln50_2_fu_871_p2 = (add_ln50_2_fu_866_p2 - mul_ln43_1_reg_1738);

assign sub_ln50_3_fu_909_p2 = (add_ln50_3_fu_904_p2 - mul_ln43_2_reg_1754);

assign sub_ln50_fu_779_p2 = (add_ln50_fu_774_p2 - phi_mul_fu_188);

assign tmp_fu_525_p4 = {{ap_sig_allocacmp_t_2[15:1]}};

assign zext_ln109_1_cast_fu_444_p1 = zext_ln109_1;

assign zext_ln113_1_cast_fu_440_p1 = zext_ln113_1;

assign zext_ln145_1_fu_461_p1 = ap_sig_allocacmp_t_2;

assign zext_ln145_fu_616_p1 = t_2_reg_1632;

assign zext_ln17_fu_521_p1 = shl_ln2_fu_513_p3;

assign zext_ln22_1_fu_681_p1 = add_ln22_8_reg_1665;

assign zext_ln22_2_fu_727_p1 = or_ln_fu_719_p3;

assign zext_ln22_fu_655_p1 = shl_ln1_fu_644_p3;

assign zext_ln43_1_fu_857_p1 = or_ln50_1_fu_852_p2;

assign zext_ln43_2_fu_895_p1 = or_ln50_2_fu_890_p2;

assign zext_ln43_fu_814_p1 = or_ln50_fu_809_p2;

assign zext_ln50_cast_fu_436_p1 = zext_ln50;

always @ (posedge ap_clk) begin
    zext_ln50_cast_reg_1618[31:16] <= 16'b0000000000000000;
    zext_ln109_1_cast_reg_1623[31:16] <= 16'b0000000000000000;
    zext_ln145_1_reg_1637[16] <= 1'b0;
end

endmodule //shell_top_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3
