$comment
	File created using the following command:
		vcd file rom_128x8_sync.msim.vcd -direction
$end
$date
	Thu Apr 01 16:20:11 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom_128x8_sync_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var wire 1 # data_out [7] $end
$var wire 1 $ data_out [6] $end
$var wire 1 % data_out [5] $end
$var wire 1 & data_out [4] $end
$var wire 1 ' data_out [3] $end
$var wire 1 ( data_out [2] $end
$var wire 1 ) data_out [1] $end
$var wire 1 * data_out [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 clock~combout $end
$var wire 1 3 clock~clkctrl_outclk $end
$var wire 1 4 Mux6~0_combout $end
$var wire 1 5 Mux6~1_combout $end
$var wire 1 6 data_out[1]~reg0_regout $end
$var wire 1 7 Mux5~0_combout $end
$var wire 1 8 Mux5~1_combout $end
$var wire 1 9 data_out[2]~reg0_regout $end
$var wire 1 : Mux4~0_combout $end
$var wire 1 ; data_out[3]~reg0_regout $end
$var wire 1 < Mux3~0_combout $end
$var wire 1 = data_out[4]~reg0_regout $end
$var wire 1 > Mux2~0_combout $end
$var wire 1 ? Mux2~1_combout $end
$var wire 1 @ data_out[5]~reg0_regout $end
$var wire 1 A Mux1~0_combout $end
$var wire 1 B data_out[6]~reg0_regout $end
$var wire 1 C Mux5~2_combout $end
$var wire 1 D data_out[7]~reg0_regout $end
$var wire 1 E address~combout [7] $end
$var wire 1 F address~combout [6] $end
$var wire 1 G address~combout [5] $end
$var wire 1 H address~combout [4] $end
$var wire 1 I address~combout [3] $end
$var wire 1 J address~combout [2] $end
$var wire 1 K address~combout [1] $end
$var wire 1 L address~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
15
06
17
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0L
0K
0J
0I
0H
0G
0F
0E
$end
#125000
1"
12
13
0+
1D
19
16
1#
1(
1)
#250000
b100000 !
b101000 !
0"
1I
1G
02
03
1+
0C
08
14
07
05
#375000
1"
12
13
0+
0D
09
06
0#
0(
0)
#500000
b1101000 !
b1111000 !
b1111100 !
b1111110 !
b1011110 !
b1010110 !
0"
1K
1J
0I
1H
0G
1F
02
03
1+
#625000
1"
12
13
0+
#750000
b10110 !
b110 !
b10 !
b0 !
0"
0K
0J
0H
0F
02
03
1+
04
17
15
1C
18
#875000
1"
12
13
0+
1D
19
16
1#
1(
1)
#1000000
