Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: FIR_PIPELINE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIR_PIPELINE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIR_PIPELINE"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : FIR_PIPELINE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\iseprojs\phase2p\FIR_PIPELINE.v" into library work
Parsing module <FIR_PIPELINE>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FIR_PIPELINE>.
WARNING:HDLCompiler:413 - "E:\iseprojs\phase2p\FIR_PIPELINE.v" Line 11: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FIR_PIPELINE>.
    Related source file is "E:\iseprojs\phase2p\FIR_PIPELINE.v".
    Found 664-bit register for signal <n0053>.
    Found 36-bit adder for signal <sum[0][35]_coef[17][15]_add_4_OUT> created at line 25.
    Found 36-bit adder for signal <sum[1][35]_coef[16][15]_add_6_OUT> created at line 25.
    Found 36-bit adder for signal <sum[2][35]_coef[15][15]_add_8_OUT> created at line 25.
    Found 36-bit adder for signal <sum[3][35]_coef[14][15]_add_10_OUT> created at line 25.
    Found 36-bit adder for signal <sum[4][35]_coef[13][15]_add_12_OUT> created at line 25.
    Found 36-bit adder for signal <sum[5][35]_coef[12][15]_add_14_OUT> created at line 25.
    Found 36-bit adder for signal <sum[6][35]_coef[11][15]_add_16_OUT> created at line 25.
    Found 36-bit adder for signal <sum[7][35]_coef[10][15]_add_18_OUT> created at line 25.
    Found 36-bit adder for signal <sum[8][35]_coef[9][15]_add_20_OUT> created at line 25.
    Found 36-bit adder for signal <sum[9][35]_coef[8][15]_add_22_OUT> created at line 25.
    Found 36-bit adder for signal <sum[10][35]_coef[7][15]_add_24_OUT> created at line 25.
    Found 36-bit adder for signal <sum[11][35]_coef[6][15]_add_26_OUT> created at line 25.
    Found 36-bit adder for signal <sum[12][35]_coef[5][15]_add_28_OUT> created at line 25.
    Found 36-bit adder for signal <sum[13][35]_coef[4][15]_add_30_OUT> created at line 25.
    Found 36-bit adder for signal <sum[14][35]_coef[3][15]_add_32_OUT> created at line 25.
    Found 36-bit adder for signal <sum[15][35]_coef[2][15]_add_34_OUT> created at line 25.
    Found 36-bit adder for signal <sum[16][35]_coef[1][15]_add_36_OUT> created at line 25.
    Found 36-bit adder for signal <sum[17][35]_coef[0][15]_add_38_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[9][15]_data_in[15]_MuLt_19_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[8][15]_data_in[15]_MuLt_21_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[7][15]_data_in[15]_MuLt_23_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[6][15]_data_in[15]_MuLt_25_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[5][15]_data_in[15]_MuLt_27_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[4][15]_data_in[15]_MuLt_29_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[3][15]_data_in[15]_MuLt_31_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[2][15]_data_in[15]_MuLt_33_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[1][15]_data_in[15]_MuLt_35_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <coef[0][15]_data_in[15]_MuLt_37_OUT> created at line 25.
    Summary:
	inferred  10 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred 664 D-type flip-flop(s).
Unit <FIR_PIPELINE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 10
 16x16-bit multiplier                                  : 10
# Adders/Subtractors                                   : 18
 36-bit adder                                          : 18
# Registers                                            : 1
 664-bit register                                      : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIR_PIPELINE>.
	Multiplier <Mmult_coef[9][15]_data_in[15]_MuLt_19_OUT> in block <FIR_PIPELINE> and adder/subtractor <Madd_sum[8][35]_coef[9][15]_add_20_OUT> in block <FIR_PIPELINE> are combined into a MAC<Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT>.
Unit <FIR_PIPELINE> synthesized (advanced).
WARNING:Xst:2677 - Node <sum_0_647> of sequential type is unconnected in block <FIR_PIPELINE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 16x16-to-36-bit MAC                                   : 1
# Multipliers                                          : 9
 10x16-bit multiplier                                  : 1
 11x16-bit multiplier                                  : 1
 13x16-bit multiplier                                  : 1
 14x16-bit multiplier                                  : 1
 15x16-bit multiplier                                  : 3
 16x16-bit multiplier                                  : 1
 6x16-bit multiplier                                   : 1
# Adders/Subtractors                                   : 17
 35-bit adder                                          : 1
 36-bit adder                                          : 16
# Registers                                            : 663
 Flip-Flops                                            : 663

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <sum_0_21> in Unit <FIR_PIPELINE> is equivalent to the following 14 FFs/Latches, which will be removed : <sum_0_22> <sum_0_23> <sum_0_24> <sum_0_25> <sum_0_26> <sum_0_27> <sum_0_28> <sum_0_29> <sum_0_30> <sum_0_31> <sum_0_32> <sum_0_33> <sum_0_34> <sum_0_35> 
WARNING:Xst:2677 - Node <sum_0_395> of sequential type is unconnected in block <FIR_PIPELINE>.
WARNING:Xst:2677 - Node <sum_0_431> of sequential type is unconnected in block <FIR_PIPELINE>.
WARNING:Xst:2677 - Node <sum_0_467> of sequential type is unconnected in block <FIR_PIPELINE>.
WARNING:Xst:2677 - Node <sum_0_503> of sequential type is unconnected in block <FIR_PIPELINE>.
WARNING:Xst:2677 - Node <sum_0_539> of sequential type is unconnected in block <FIR_PIPELINE>.
WARNING:Xst:2677 - Node <sum_0_575> of sequential type is unconnected in block <FIR_PIPELINE>.
WARNING:Xst:2677 - Node <sum_0_611> of sequential type is unconnected in block <FIR_PIPELINE>.
INFO:Xst:2261 - The FF/Latch <sum_0_62> in Unit <FIR_PIPELINE> is equivalent to the following 9 FFs/Latches, which will be removed : <sum_0_63> <sum_0_64> <sum_0_65> <sum_0_66> <sum_0_67> <sum_0_68> <sum_0_69> <sum_0_70> <sum_0_71> 

Optimizing unit <FIR_PIPELINE> ...
INFO:Xst:2261 - The FF/Latch <sum_0_137> in Unit <FIR_PIPELINE> is equivalent to the following 6 FFs/Latches, which will be removed : <sum_0_138> <sum_0_139> <sum_0_140> <sum_0_141> <sum_0_142> <sum_0_143> 
INFO:Xst:2261 - The FF/Latch <sum_0_211> in Unit <FIR_PIPELINE> is equivalent to the following 4 FFs/Latches, which will be removed : <sum_0_212> <sum_0_213> <sum_0_214> <sum_0_215> 
INFO:Xst:2261 - The FF/Latch <sum_0_174> in Unit <FIR_PIPELINE> is equivalent to the following 5 FFs/Latches, which will be removed : <sum_0_175> <sum_0_176> <sum_0_177> <sum_0_178> <sum_0_179> 
INFO:Xst:2261 - The FF/Latch <sum_0_248> in Unit <FIR_PIPELINE> is equivalent to the following 3 FFs/Latches, which will be removed : <sum_0_249> <sum_0_250> <sum_0_251> 
INFO:Xst:2261 - The FF/Latch <sum_0_285> in Unit <FIR_PIPELINE> is equivalent to the following 2 FFs/Latches, which will be removed : <sum_0_286> <sum_0_287> 
INFO:Xst:2261 - The FF/Latch <sum_0_99> in Unit <FIR_PIPELINE> is equivalent to the following 8 FFs/Latches, which will be removed : <sum_0_100> <sum_0_101> <sum_0_102> <sum_0_103> <sum_0_104> <sum_0_105> <sum_0_106> <sum_0_107> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIR_PIPELINE, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 533
 Flip-Flops                                            : 533

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FIR_PIPELINE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1664
#      GND                         : 1
#      LUT2                        : 566
#      MUXCY                       : 549
#      VCC                         : 1
#      XORCY                       : 547
# FlipFlops/Latches                : 533
#      FDR                         : 533
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
# DSPs                             : 10
#      DSP48A1                     : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             533  out of  11440     4%  
 Number of Slice LUTs:                  566  out of   5720     9%  
    Number used as Logic:               566  out of   5720     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    588
   Number with an unused Flip Flop:      55  out of    588     9%  
   Number with an unused LUT:            22  out of    588     3%  
   Number of fully used LUT-FF pairs:   511  out of    588    86%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     10  out of     16    62%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 534   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.267ns (Maximum Frequency: 306.063MHz)
   Minimum input arrival time before clock: 8.279ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.267ns (frequency: 306.063MHz)
  Total number of paths / destination ports: 19455 / 559
-------------------------------------------------------------------------
Delay:               3.267ns (Levels of Logic = 37)
  Source:            sum_0_252 (FF)
  Destination:       Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sum_0_252 to Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.580  sum_0_252 (sum_0_252)
     LUT2:I1->O            1   0.205   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_lut<0> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<0> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<1> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<2> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<3> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<4> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<5> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<6> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<7> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<8> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<9> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<10> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<11> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<12> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<13> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<14> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<15> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<16> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<17> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<18> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<19> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<20> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<21> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<22> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<23> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<24> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<25> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<26> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<27> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<28> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<29> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<30> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<31> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<32> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<33> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<33>)
     MUXCY:CI->O           0   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<34> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<34>)
     XORCY:CI->O          13   0.180   0.932  Madd_sum[7][35]_coef[10][15]_add_18_OUT_xor<35> (n0082<323>_norst)
     DSP48A1:C35               0.105          Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT
    ----------------------------------------
    Total                      3.267ns (1.755ns logic, 1.512ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 181075 / 1134
-------------------------------------------------------------------------
Offset:              8.279ns (Levels of Logic = 39)
  Source:            data_in<15> (PAD)
  Destination:       Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT (DSP)
  Destination Clock: clk rising

  Data Path: data_in<15> to Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  data_in_15_IBUF (data_in_15_IBUF)
     DSP48A1:A15->M0       2   2.835   0.721  Mmult_coef[8][15]_data_in[15]_MuLt_21_OUT (coef[8][15]_data_in[15]_MuLt_21_OUT<0>)
     LUT2:I0->O            1   0.203   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_lut<0> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<0> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<1> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<2> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<3> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<4> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<5> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<6> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<7> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<8> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<9> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<10> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<11> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<12> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<13> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<14> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<15> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<16> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<17> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<18> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<19> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<20> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<21> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<22> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<23> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<24> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<25> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<26> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<27> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<28> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<29> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<30> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<31> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<32> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<33> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<33>)
     MUXCY:CI->O           0   0.019   0.000  Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<34> (Madd_sum[7][35]_coef[10][15]_add_18_OUT_cy<34>)
     XORCY:CI->O          13   0.180   0.932  Madd_sum[7][35]_coef[10][15]_add_18_OUT_xor<35> (n0082<323>_norst)
     DSP48A1:C35               0.105          Maddsub_coef[9][15]_data_in[15]_MuLt_19_OUT
    ----------------------------------------
    Total                      8.279ns (5.363ns logic, 2.916ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            sum_0_663 (FF)
  Destination:       data_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: sum_0_663 to data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  sum_0_663 (sum_0_663)
     OBUF:I->O                 2.571          data_out_15_OBUF (data_out<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.267|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.78 secs
 
--> 

Total memory usage is 302908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    8 (   0 filtered)

