// Seed: 1573716200
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6
);
  wire id_8;
  wire id_9;
  wire id_10 = id_2++;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    inout wand id_11
);
  supply1 id_13;
  module_0(
      id_11, id_11, id_8, id_3, id_11, id_13, id_7
  ); id_14(
      .id_0(id_0),
      .id_1(1),
      .id_2(1),
      .id_3(""),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_4 ? 1 * 1 + 1 : 1),
      .id_8(1),
      .id_9(id_11),
      .id_10(id_5),
      .id_11(1'b0),
      .id_12(1),
      .id_13(id_11)
  );
  assign id_13 = id_3;
  wire id_15;
endmodule
