<stg><name>dec_MIMD_Pipeline_VITIS_LOOP_28_3</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op

]]></Node>
<StgValue><ssdm name="op_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln28 = store i6 0, i6 %i_2

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc38.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc38.i:0 %i = load i6 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc38.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc38.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc38.i:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc38.i:4 %icmp_ln28 = icmp_eq  i6 %i, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc38.i:5 %add_ln28 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc38.i:6 %br_ln28 = br i1 %icmp_ln28, void %for.inc38.i.split, void %selecf.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc38.i.split:4 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
for.inc38.i.split:5 %zext_ln30 = zext i8 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc38.i.split:6 %add_ln30 = add i64 %zext_ln30, i64 %a_read

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.i.split:7 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="62">
<![CDATA[
for.inc38.i.split:8 %sext_ln30 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc38.i.split:9 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln30

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc38.i.split:14 %add_ln31 = add i64 %zext_ln30, i64 %b_read

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.i.split:15 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="62">
<![CDATA[
for.inc38.i.split:16 %sext_ln31 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc38.i.split:17 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc38.i.split:22 %add_ln32 = add i64 %zext_ln30, i64 %op_read

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.i.split:23 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="62">
<![CDATA[
for.inc38.i.split:24 %sext_ln32 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc38.i.split:25 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.i.split:30 %store_ln28 = store i6 %add_ln28, i6 %i_2

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="54" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="63" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="66" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:10 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:18 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc38.i.split:26 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="69" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc38.i.split:11 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc38.i.split:19 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc38.i.split:27 %gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_read"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
selecf.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
for.inc38.i.split:0 %zext_ln28 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc38.i.split:1 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc38.i.split:2 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38.i.split:3 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.i.split:12 %data_a_addr_1 = getelementptr i32 %data_a, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="data_a_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc38.i.split:13 %store_ln30 = store i32 %gmem0_addr_read, i6 %data_a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.i.split:20 %data_b_addr_1 = getelementptr i32 %data_b, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="data_b_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc38.i.split:21 %store_ln31 = store i32 %gmem1_addr_read, i6 %data_b_addr_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.i.split:28 %ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="ALU_operation_addr"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc38.i.split:29 %store_ln32 = store i32 %gmem3_addr_read, i6 %ALU_operation_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc38.i.split:31 %br_ln28 = br void %for.inc38.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="gmem3" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/></StgValue>
</port>
<port id="112" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="113" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="114" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="115" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="116" name="op" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="op"/></StgValue>
</port>
<port id="117" name="data_a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="data_b" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="ALU_operation" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ALU_operation"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="StgValue_120" to="i_2" fromId="120" toId="14">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="gmem3" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="126" from="empty" to="specinterface_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="15">
</dataflow>
<dataflow id="136" from="empty_5" to="specinterface_ln0" fromId="135" toId="15">
</dataflow>
<dataflow id="138" from="empty_2" to="specinterface_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="143" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="151" from="gmem1" to="specinterface_ln0" fromId="112" toId="16">
</dataflow>
<dataflow id="152" from="empty" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="153" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="154" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="156" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="157" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="159" from="empty_3" to="specinterface_ln0" fromId="158" toId="16">
</dataflow>
<dataflow id="160" from="empty_2" to="specinterface_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="162" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="164" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="165" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="168" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="16">
</dataflow>
<dataflow id="169" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="171" from="gmem0" to="specinterface_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="172" from="empty" to="specinterface_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="173" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="174" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="176" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="17">
</dataflow>
<dataflow id="179" from="empty_1" to="specinterface_ln0" fromId="178" toId="17">
</dataflow>
<dataflow id="180" from="empty_2" to="specinterface_ln0" fromId="137" toId="17">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="182" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="183" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="184" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="188" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="17">
</dataflow>
<dataflow id="189" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="191" from="_ssdm_op_Read.ap_auto.i64" to="op_read" fromId="190" toId="18">
</dataflow>
<dataflow id="192" from="op" to="op_read" fromId="116" toId="18">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.ap_auto.i64" to="b_read" fromId="190" toId="19">
</dataflow>
<dataflow id="194" from="b" to="b_read" fromId="115" toId="19">
</dataflow>
<dataflow id="195" from="_ssdm_op_Read.ap_auto.i64" to="a_read" fromId="190" toId="20">
</dataflow>
<dataflow id="196" from="a" to="a_read" fromId="114" toId="20">
</dataflow>
<dataflow id="198" from="StgValue_197" to="store_ln28" fromId="197" toId="21">
</dataflow>
<dataflow id="199" from="i_2" to="store_ln28" fromId="14" toId="21">
</dataflow>
<dataflow id="200" from="i_2" to="i" fromId="14" toId="23">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="201" toId="24">
</dataflow>
<dataflow id="203" from="gmem3" to="specbitsmap_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="205" from="gmem1" to="specbitsmap_ln0" fromId="112" toId="25">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="201" toId="26">
</dataflow>
<dataflow id="207" from="gmem0" to="specbitsmap_ln0" fromId="113" toId="26">
</dataflow>
<dataflow id="208" from="i" to="icmp_ln28" fromId="23" toId="27">
</dataflow>
<dataflow id="210" from="StgValue_209" to="icmp_ln28" fromId="209" toId="27">
</dataflow>
<dataflow id="211" from="i" to="add_ln28" fromId="23" toId="28">
</dataflow>
<dataflow id="213" from="StgValue_212" to="add_ln28" fromId="212" toId="28">
</dataflow>
<dataflow id="214" from="icmp_ln28" to="br_ln28" fromId="27" toId="29">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln2" fromId="215" toId="30">
</dataflow>
<dataflow id="217" from="i" to="shl_ln2" fromId="23" toId="30">
</dataflow>
<dataflow id="219" from="StgValue_218" to="shl_ln2" fromId="218" toId="30">
</dataflow>
<dataflow id="220" from="shl_ln2" to="zext_ln30" fromId="30" toId="31">
</dataflow>
<dataflow id="221" from="zext_ln30" to="add_ln30" fromId="31" toId="32">
</dataflow>
<dataflow id="222" from="a_read" to="add_ln30" fromId="20" toId="32">
</dataflow>
<dataflow id="224" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="223" toId="33">
</dataflow>
<dataflow id="225" from="add_ln30" to="trunc_ln3" fromId="32" toId="33">
</dataflow>
<dataflow id="227" from="StgValue_226" to="trunc_ln3" fromId="226" toId="33">
</dataflow>
<dataflow id="229" from="StgValue_228" to="trunc_ln3" fromId="228" toId="33">
</dataflow>
<dataflow id="230" from="trunc_ln3" to="sext_ln30" fromId="33" toId="34">
</dataflow>
<dataflow id="231" from="gmem0" to="gmem0_addr" fromId="113" toId="35">
</dataflow>
<dataflow id="232" from="sext_ln30" to="gmem0_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="233" from="zext_ln30" to="add_ln31" fromId="31" toId="36">
</dataflow>
<dataflow id="234" from="b_read" to="add_ln31" fromId="19" toId="36">
</dataflow>
<dataflow id="235" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln4" fromId="223" toId="37">
</dataflow>
<dataflow id="236" from="add_ln31" to="trunc_ln4" fromId="36" toId="37">
</dataflow>
<dataflow id="237" from="StgValue_226" to="trunc_ln4" fromId="226" toId="37">
</dataflow>
<dataflow id="238" from="StgValue_228" to="trunc_ln4" fromId="228" toId="37">
</dataflow>
<dataflow id="239" from="trunc_ln4" to="sext_ln31" fromId="37" toId="38">
</dataflow>
<dataflow id="240" from="gmem1" to="gmem1_addr" fromId="112" toId="39">
</dataflow>
<dataflow id="241" from="sext_ln31" to="gmem1_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="242" from="zext_ln30" to="add_ln32" fromId="31" toId="40">
</dataflow>
<dataflow id="243" from="op_read" to="add_ln32" fromId="18" toId="40">
</dataflow>
<dataflow id="244" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln5" fromId="223" toId="41">
</dataflow>
<dataflow id="245" from="add_ln32" to="trunc_ln5" fromId="40" toId="41">
</dataflow>
<dataflow id="246" from="StgValue_226" to="trunc_ln5" fromId="226" toId="41">
</dataflow>
<dataflow id="247" from="StgValue_228" to="trunc_ln5" fromId="228" toId="41">
</dataflow>
<dataflow id="248" from="trunc_ln5" to="sext_ln32" fromId="41" toId="42">
</dataflow>
<dataflow id="249" from="gmem3" to="gmem3_addr" fromId="111" toId="43">
</dataflow>
<dataflow id="250" from="sext_ln32" to="gmem3_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="251" from="add_ln28" to="store_ln28" fromId="28" toId="44">
</dataflow>
<dataflow id="252" from="i_2" to="store_ln28" fromId="14" toId="44">
</dataflow>
<dataflow id="254" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="45">
</dataflow>
<dataflow id="255" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="45">
</dataflow>
<dataflow id="256" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="45">
</dataflow>
<dataflow id="257" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="46">
</dataflow>
<dataflow id="258" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="46">
</dataflow>
<dataflow id="259" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="46">
</dataflow>
<dataflow id="260" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="47">
</dataflow>
<dataflow id="261" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="47">
</dataflow>
<dataflow id="262" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="47">
</dataflow>
<dataflow id="263" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="48">
</dataflow>
<dataflow id="264" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="48">
</dataflow>
<dataflow id="265" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="48">
</dataflow>
<dataflow id="266" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="49">
</dataflow>
<dataflow id="267" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="49">
</dataflow>
<dataflow id="268" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="49">
</dataflow>
<dataflow id="269" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="50">
</dataflow>
<dataflow id="270" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="50">
</dataflow>
<dataflow id="271" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="50">
</dataflow>
<dataflow id="272" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="51">
</dataflow>
<dataflow id="273" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="51">
</dataflow>
<dataflow id="274" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="51">
</dataflow>
<dataflow id="275" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="52">
</dataflow>
<dataflow id="276" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="52">
</dataflow>
<dataflow id="277" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="52">
</dataflow>
<dataflow id="278" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="53">
</dataflow>
<dataflow id="279" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="53">
</dataflow>
<dataflow id="280" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="53">
</dataflow>
<dataflow id="281" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="54">
</dataflow>
<dataflow id="282" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="54">
</dataflow>
<dataflow id="283" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="54">
</dataflow>
<dataflow id="284" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="55">
</dataflow>
<dataflow id="285" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="55">
</dataflow>
<dataflow id="286" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="55">
</dataflow>
<dataflow id="287" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="56">
</dataflow>
<dataflow id="288" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="56">
</dataflow>
<dataflow id="289" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="56">
</dataflow>
<dataflow id="290" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="57">
</dataflow>
<dataflow id="291" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="57">
</dataflow>
<dataflow id="292" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="57">
</dataflow>
<dataflow id="293" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="58">
</dataflow>
<dataflow id="294" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="58">
</dataflow>
<dataflow id="295" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="58">
</dataflow>
<dataflow id="296" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="59">
</dataflow>
<dataflow id="297" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="59">
</dataflow>
<dataflow id="298" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="59">
</dataflow>
<dataflow id="299" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="60">
</dataflow>
<dataflow id="300" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="60">
</dataflow>
<dataflow id="301" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="60">
</dataflow>
<dataflow id="302" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="61">
</dataflow>
<dataflow id="303" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="61">
</dataflow>
<dataflow id="304" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="61">
</dataflow>
<dataflow id="305" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="62">
</dataflow>
<dataflow id="306" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="62">
</dataflow>
<dataflow id="307" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="62">
</dataflow>
<dataflow id="308" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="63">
</dataflow>
<dataflow id="309" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="63">
</dataflow>
<dataflow id="310" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="63">
</dataflow>
<dataflow id="311" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="64">
</dataflow>
<dataflow id="312" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="64">
</dataflow>
<dataflow id="313" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="64">
</dataflow>
<dataflow id="314" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="65">
</dataflow>
<dataflow id="315" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="65">
</dataflow>
<dataflow id="316" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="65">
</dataflow>
<dataflow id="317" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_1_req" fromId="253" toId="66">
</dataflow>
<dataflow id="318" from="gmem0_addr" to="gmem0_load_1_req" fromId="35" toId="66">
</dataflow>
<dataflow id="319" from="StgValue_120" to="gmem0_load_1_req" fromId="120" toId="66">
</dataflow>
<dataflow id="320" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_1_req" fromId="253" toId="67">
</dataflow>
<dataflow id="321" from="gmem1_addr" to="gmem1_load_1_req" fromId="39" toId="67">
</dataflow>
<dataflow id="322" from="StgValue_120" to="gmem1_load_1_req" fromId="120" toId="67">
</dataflow>
<dataflow id="323" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_1_req" fromId="253" toId="68">
</dataflow>
<dataflow id="324" from="gmem3_addr" to="gmem3_load_1_req" fromId="43" toId="68">
</dataflow>
<dataflow id="325" from="StgValue_120" to="gmem3_load_1_req" fromId="120" toId="68">
</dataflow>
<dataflow id="327" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="gmem0_addr_read" fromId="326" toId="69">
</dataflow>
<dataflow id="328" from="gmem0_addr" to="gmem0_addr_read" fromId="35" toId="69">
</dataflow>
<dataflow id="329" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="gmem1_addr_read" fromId="326" toId="70">
</dataflow>
<dataflow id="330" from="gmem1_addr" to="gmem1_addr_read" fromId="39" toId="70">
</dataflow>
<dataflow id="331" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="gmem3_addr_read" fromId="326" toId="71">
</dataflow>
<dataflow id="332" from="gmem3_addr" to="gmem3_addr_read" fromId="43" toId="71">
</dataflow>
<dataflow id="333" from="i" to="zext_ln28" fromId="23" toId="72">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecPipeline" to="specpipeline_ln28" fromId="334" toId="73">
</dataflow>
<dataflow id="336" from="StgValue_147" to="specpipeline_ln28" fromId="147" toId="73">
</dataflow>
<dataflow id="337" from="StgValue_127" to="specpipeline_ln28" fromId="127" toId="73">
</dataflow>
<dataflow id="338" from="StgValue_127" to="specpipeline_ln28" fromId="127" toId="73">
</dataflow>
<dataflow id="339" from="StgValue_127" to="specpipeline_ln28" fromId="127" toId="73">
</dataflow>
<dataflow id="340" from="empty_0" to="specpipeline_ln28" fromId="130" toId="73">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln28" fromId="341" toId="74">
</dataflow>
<dataflow id="344" from="StgValue_343" to="speclooptripcount_ln28" fromId="343" toId="74">
</dataflow>
<dataflow id="345" from="StgValue_343" to="speclooptripcount_ln28" fromId="343" toId="74">
</dataflow>
<dataflow id="346" from="StgValue_343" to="speclooptripcount_ln28" fromId="343" toId="74">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="347" toId="75">
</dataflow>
<dataflow id="350" from="empty_20" to="specloopname_ln28" fromId="349" toId="75">
</dataflow>
<dataflow id="351" from="data_a" to="data_a_addr_1" fromId="117" toId="76">
</dataflow>
<dataflow id="353" from="StgValue_352" to="data_a_addr_1" fromId="352" toId="76">
</dataflow>
<dataflow id="354" from="zext_ln28" to="data_a_addr_1" fromId="72" toId="76">
</dataflow>
<dataflow id="355" from="gmem0_addr_read" to="store_ln30" fromId="69" toId="77">
</dataflow>
<dataflow id="356" from="data_a_addr_1" to="store_ln30" fromId="76" toId="77">
</dataflow>
<dataflow id="357" from="data_b" to="data_b_addr_1" fromId="118" toId="78">
</dataflow>
<dataflow id="358" from="StgValue_352" to="data_b_addr_1" fromId="352" toId="78">
</dataflow>
<dataflow id="359" from="zext_ln28" to="data_b_addr_1" fromId="72" toId="78">
</dataflow>
<dataflow id="360" from="gmem1_addr_read" to="store_ln31" fromId="70" toId="79">
</dataflow>
<dataflow id="361" from="data_b_addr_1" to="store_ln31" fromId="78" toId="79">
</dataflow>
<dataflow id="362" from="ALU_operation" to="ALU_operation_addr" fromId="119" toId="80">
</dataflow>
<dataflow id="363" from="StgValue_352" to="ALU_operation_addr" fromId="352" toId="80">
</dataflow>
<dataflow id="364" from="zext_ln28" to="ALU_operation_addr" fromId="72" toId="80">
</dataflow>
<dataflow id="365" from="gmem3_addr_read" to="store_ln32" fromId="71" toId="81">
</dataflow>
<dataflow id="366" from="ALU_operation_addr" to="store_ln32" fromId="80" toId="81">
</dataflow>
<dataflow id="367" from="icmp_ln28" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="368" from="icmp_ln28" to="StgValue_11" fromId="27" toId="11">
</dataflow>
</dataflows>


</stg>
