# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../src/clock_divider/modules/counter_1hz.sv" \
"../../../../src/clock_divider/modules/modN_clk.sv" \
"../../../../src/clock_divider/modules/modN_counter.sv" \
"../../../../src/clock_divider/tests/tb_counter_1hz.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
