/* Generated by Yosys 0.26+53 (git sha1 8216b23fb, clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* keep =  1  */
/* top =  1  */
/* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5889.1-17793.10" */
module system(clock, reset, io_en_a);
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  wire _0000_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  wire _0001_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0002_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0003_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0004_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0005_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0006_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0007_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0008_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0009_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0010_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0011_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0012_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0013_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0014_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0015_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0016_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0017_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0018_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0019_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0020_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0021_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0022_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0023_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0024_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  wire _0025_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0026_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0027_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0028_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0029_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0030_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0031_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0032_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0033_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0034_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0035_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0036_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0037_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0038_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0039_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0040_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0041_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0042_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0043_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0044_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0045_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0046_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0047_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0048_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0049_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0050_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0051_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0052_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0053_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0054_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0055_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0056_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0057_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0058_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [2:0] _0059_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0060_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0061_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0062_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0063_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0064_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0065_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire [1:0] _0066_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0067_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0068_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0069_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  wire _0070_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.14-17742.64" */
  wire _0071_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.14-17747.64" */
  wire _0072_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.14-17752.64" */
  wire _0073_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.14-17761.64" */
  wire _0074_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.14-17766.64" */
  wire _0075_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.14-17771.64" */
  wire _0076_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.16-17779.89" */
  wire _0077_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.16-17784.89" */
  wire _0078_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.16-17789.89" */
  wire _0079_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17731.40-17731.50" */
  wire _0080_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.17-17741.42" */
  wire _0081_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.46-17741.71" */
  wire _0082_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.78-17741.103" */
  wire _0083_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17742.9-17742.34" */
  wire _0084_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17742.37-17742.62" */
  wire _0085_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.17-17746.42" */
  wire _0086_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.46-17746.71" */
  wire _0087_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.78-17746.103" */
  wire _0088_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17747.9-17747.34" */
  wire _0089_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17747.37-17747.62" */
  wire _0090_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.17-17751.42" */
  wire _0091_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.46-17751.71" */
  wire _0092_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.78-17751.103" */
  wire _0093_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17752.9-17752.34" */
  wire _0094_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17752.37-17752.62" */
  wire _0095_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.17-17760.42" */
  wire _0096_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.46-17760.71" */
  wire _0097_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.78-17760.103" */
  wire _0098_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17761.9-17761.34" */
  wire _0099_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17761.37-17761.62" */
  wire _0100_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.17-17765.42" */
  wire _0101_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.46-17765.71" */
  wire _0102_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.78-17765.103" */
  wire _0103_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17766.9-17766.34" */
  wire _0104_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17766.37-17766.62" */
  wire _0105_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.17-17770.42" */
  wire _0106_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.46-17770.71" */
  wire _0107_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.78-17770.103" */
  wire _0108_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17771.9-17771.34" */
  wire _0109_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17771.37-17771.62" */
  wire _0110_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.34-17779.60" */
  wire _0111_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.93-17780.20" */
  wire _0112_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.34-17784.60" */
  wire _0113_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.93-17785.20" */
  wire _0114_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.34-17789.60" */
  wire _0115_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.93-17790.20" */
  wire _0116_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.23-1498.78" */
  wire _0117_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.23-1498.48" */
  wire _0118_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.51-1498.78" */
  wire _0119_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.23-1638.110" */
  wire _0120_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.23-1638.48" */
  wire _0121_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.52-1638.79" */
  wire _0122_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.82-1638.109" */
  wire _0123_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.52-1638.109" */
  wire _0124_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.23-1779.110" */
  wire _0125_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.23-1779.48" */
  wire _0126_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.52-1779.79" */
  wire _0127_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.82-1779.109" */
  wire _0128_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.52-1779.109" */
  wire _0129_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.23-1920.110" */
  wire _0130_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.23-1920.48" */
  wire _0131_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.52-1920.79" */
  wire _0132_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.82-1920.109" */
  wire _0133_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.52-1920.109" */
  wire _0134_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.23-2061.71" */
  wire _0135_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.23-2062.71" */
  wire _0136_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.23-2063.71" */
  wire _0137_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.18-2064.66" */
  wire _0138_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.18-2065.66" */
  wire _0139_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.18-2066.66" */
  wire _0140_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.23-2061.43" */
  wire _0141_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.46-2061.71" */
  wire _0142_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.23-2062.43" */
  wire _0143_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.46-2062.71" */
  wire _0144_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.23-2063.43" */
  wire _0145_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.46-2063.71" */
  wire _0146_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.18-2064.38" */
  wire _0147_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.41-2064.66" */
  wire _0148_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.18-2065.38" */
  wire _0149_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.41-2065.66" */
  wire _0150_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.18-2066.38" */
  wire _0151_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.41-2066.66" */
  wire _0152_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.23-2206.71" */
  wire _0153_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.23-2207.71" */
  wire _0154_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.23-2208.71" */
  wire _0155_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.18-2209.66" */
  wire _0156_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.18-2210.66" */
  wire _0157_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.18-2211.66" */
  wire _0158_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.23-2206.43" */
  wire _0159_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.46-2206.71" */
  wire _0160_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.23-2207.43" */
  wire _0161_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.46-2207.71" */
  wire _0162_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.23-2208.43" */
  wire _0163_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.46-2208.71" */
  wire _0164_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.18-2209.38" */
  wire _0165_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.41-2209.66" */
  wire _0166_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.18-2210.38" */
  wire _0167_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.41-2210.66" */
  wire _0168_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.18-2211.38" */
  wire _0169_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.41-2211.66" */
  wire _0170_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.23-2351.71" */
  wire _0171_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.23-2352.71" */
  wire _0172_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.23-2353.71" */
  wire _0173_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.18-2354.66" */
  wire _0174_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.18-2355.66" */
  wire _0175_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.18-2356.66" */
  wire _0176_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.23-2351.43" */
  wire _0177_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.46-2351.71" */
  wire _0178_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.23-2352.43" */
  wire _0179_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.46-2352.71" */
  wire _0180_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.23-2353.43" */
  wire _0181_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.46-2353.71" */
  wire _0182_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.18-2354.38" */
  wire _0183_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.41-2354.66" */
  wire _0184_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.18-2355.38" */
  wire _0185_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.41-2355.66" */
  wire _0186_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.18-2356.38" */
  wire _0187_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.41-2356.66" */
  wire _0188_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.23-2496.71" */
  wire _0189_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.23-2497.71" */
  wire _0190_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.23-2498.71" */
  wire _0191_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.18-2499.66" */
  wire _0192_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.18-2500.66" */
  wire _0193_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.18-2501.66" */
  wire _0194_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.23-2496.43" */
  wire _0195_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.46-2496.71" */
  wire _0196_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.23-2497.43" */
  wire _0197_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.46-2497.71" */
  wire _0198_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.23-2498.43" */
  wire _0199_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.46-2498.71" */
  wire _0200_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.18-2499.38" */
  wire _0201_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.41-2499.66" */
  wire _0202_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.18-2500.38" */
  wire _0203_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.41-2500.66" */
  wire _0204_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.18-2501.38" */
  wire _0205_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.41-2501.66" */
  wire _0206_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.23-2641.71" */
  wire _0207_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.23-2642.71" */
  wire _0208_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.23-2643.71" */
  wire _0209_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.18-2644.66" */
  wire _0210_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.18-2645.66" */
  wire _0211_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.18-2646.66" */
  wire _0212_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.23-2641.43" */
  wire _0213_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.46-2641.71" */
  wire _0214_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.23-2642.43" */
  wire _0215_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.46-2642.71" */
  wire _0216_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.23-2643.43" */
  wire _0217_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.46-2643.71" */
  wire _0218_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.18-2644.38" */
  wire _0219_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.41-2644.66" */
  wire _0220_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.18-2645.38" */
  wire _0221_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.41-2645.66" */
  wire _0222_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.18-2646.38" */
  wire _0223_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.41-2646.66" */
  wire _0224_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.23-2786.71" */
  wire _0225_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.23-2787.71" */
  wire _0226_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.23-2788.71" */
  wire _0227_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.18-2789.66" */
  wire _0228_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.18-2790.66" */
  wire _0229_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.18-2791.66" */
  wire _0230_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.23-2786.43" */
  wire _0231_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.46-2786.71" */
  wire _0232_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.23-2787.43" */
  wire _0233_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.46-2787.71" */
  wire _0234_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.23-2788.43" */
  wire _0235_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.46-2788.71" */
  wire _0236_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.18-2789.38" */
  wire _0237_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.41-2789.66" */
  wire _0238_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.18-2790.38" */
  wire _0239_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.41-2790.66" */
  wire _0240_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.18-2791.38" */
  wire _0241_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.41-2791.66" */
  wire _0242_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:372.23-372.50" */
  wire _0243_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:373.23-373.50" */
  wire _0244_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.93-2932.17" */
  wire _0245_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.52-2932.18" */
  wire _0246_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.23-2932.19" */
  wire _0247_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.88-2934.17" */
  wire _0248_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.47-2934.18" */
  wire _0249_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.18-2934.19" */
  wire _0250_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.23-2931.48" */
  wire _0251_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.70-2931.90" */
  wire _0252_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.93-2931.113" */
  wire _0253_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.18-2933.43" */
  wire _0254_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.65-2933.85" */
  wire _0255_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.88-2933.108" */
  wire _0256_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.70-2932.17" */
  wire _0257_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.65-2934.17" */
  wire _0258_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.93-3075.17" */
  wire _0259_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.52-3075.18" */
  wire _0260_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.23-3075.19" */
  wire _0261_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.88-3077.17" */
  wire _0262_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.47-3077.18" */
  wire _0263_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.18-3077.19" */
  wire _0264_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.23-3074.48" */
  wire _0265_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.70-3074.90" */
  wire _0266_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.93-3074.113" */
  wire _0267_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.18-3076.43" */
  wire _0268_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.65-3076.85" */
  wire _0269_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.88-3076.108" */
  wire _0270_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.70-3075.17" */
  wire _0271_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.65-3077.17" */
  wire _0272_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.93-3218.17" */
  wire _0273_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.52-3218.18" */
  wire _0274_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.23-3218.19" */
  wire _0275_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.88-3220.17" */
  wire _0276_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.47-3220.18" */
  wire _0277_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.18-3220.19" */
  wire _0278_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.23-3217.48" */
  wire _0279_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.70-3217.90" */
  wire _0280_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.93-3217.113" */
  wire _0281_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.18-3219.43" */
  wire _0282_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.65-3219.85" */
  wire _0283_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.88-3219.108" */
  wire _0284_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.70-3218.17" */
  wire _0285_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.65-3220.17" */
  wire _0286_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.71-3360.112" */
  wire _0287_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.47-3360.113" */
  wire _0288_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.23-3360.114" */
  wire _0289_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.71-3362.112" */
  wire _0290_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.47-3362.113" */
  wire _0291_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.23-3362.114" */
  wire _0292_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.66-3364.107" */
  wire _0293_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.42-3364.108" */
  wire _0294_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.18-3364.109" */
  wire _0295_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.71-3366.112" */
  wire _0296_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.47-3366.113" */
  wire _0297_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.23-3366.114" */
  wire _0298_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.23-3360.43" */
  wire _0299_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.47-3360.67" */
  wire _0300_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.71-3360.96" */
  wire _0301_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.23-3362.43" */
  wire _0302_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.47-3362.67" */
  wire _0303_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.71-3362.96" */
  wire _0304_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.18-3364.38" */
  wire _0305_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.42-3364.62" */
  wire _0306_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.66-3364.91" */
  wire _0307_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.23-3366.43" */
  wire _0308_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.47-3366.67" */
  wire _0309_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.71-3366.96" */
  wire _0310_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.99-3360.112" */
  wire _0311_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.99-3362.112" */
  wire _0312_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.94-3364.107" */
  wire _0313_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.99-3366.112" */
  wire _0314_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.71-3507.112" */
  wire _0315_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.47-3507.113" */
  wire _0316_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.23-3507.114" */
  wire _0317_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.71-3509.112" */
  wire _0318_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.47-3509.113" */
  wire _0319_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.23-3509.114" */
  wire _0320_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.66-3511.107" */
  wire _0321_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.42-3511.108" */
  wire _0322_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.18-3511.109" */
  wire _0323_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.71-3513.112" */
  wire _0324_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.47-3513.113" */
  wire _0325_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.23-3513.114" */
  wire _0326_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.23-3507.43" */
  wire _0327_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.47-3507.67" */
  wire _0328_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.71-3507.96" */
  wire _0329_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.23-3509.43" */
  wire _0330_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.47-3509.67" */
  wire _0331_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.71-3509.96" */
  wire _0332_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.18-3511.38" */
  wire _0333_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.42-3511.62" */
  wire _0334_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.66-3511.91" */
  wire _0335_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.23-3513.43" */
  wire _0336_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.47-3513.67" */
  wire _0337_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.71-3513.96" */
  wire _0338_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.99-3507.112" */
  wire _0339_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.99-3509.112" */
  wire _0340_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.94-3511.107" */
  wire _0341_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.99-3513.112" */
  wire _0342_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.71-3654.112" */
  wire _0343_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.47-3654.113" */
  wire _0344_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.23-3654.114" */
  wire _0345_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.71-3656.112" */
  wire _0346_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.47-3656.113" */
  wire _0347_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.23-3656.114" */
  wire _0348_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.66-3658.107" */
  wire _0349_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.42-3658.108" */
  wire _0350_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.18-3658.109" */
  wire _0351_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.71-3660.112" */
  wire _0352_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.47-3660.113" */
  wire _0353_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.23-3660.114" */
  wire _0354_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.23-3654.43" */
  wire _0355_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.47-3654.67" */
  wire _0356_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.71-3654.96" */
  wire _0357_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.23-3656.43" */
  wire _0358_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.47-3656.67" */
  wire _0359_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.71-3656.96" */
  wire _0360_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.18-3658.38" */
  wire _0361_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.42-3658.62" */
  wire _0362_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.66-3658.91" */
  wire _0363_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.23-3660.43" */
  wire _0364_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.47-3660.67" */
  wire _0365_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.71-3660.96" */
  wire _0366_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.99-3654.112" */
  wire _0367_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.99-3656.112" */
  wire _0368_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.94-3658.107" */
  wire _0369_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.99-3660.112" */
  wire _0370_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.100-3806.119" */
  wire _0371_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.71-3806.120" */
  wire _0372_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.47-3806.121" */
  wire _0373_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.23-3807.6" */
  wire _0374_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.100-3808.119" */
  wire _0375_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.71-3808.120" */
  wire _0376_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.47-3808.121" */
  wire _0377_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.23-3809.6" */
  wire _0378_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.95-3810.114" */
  wire _0379_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.66-3810.115" */
  wire _0380_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.42-3810.116" */
  wire _0381_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.18-3810.117" */
  wire _0382_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.95-3812.114" */
  wire _0383_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.66-3812.115" */
  wire _0384_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.42-3812.116" */
  wire _0385_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.18-3812.117" */
  wire _0386_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.100-3814.119" */
  wire _0387_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.71-3814.120" */
  wire _0388_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.47-3814.121" */
  wire _0389_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.23-3815.6" */
  wire _0390_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.23-3806.43" */
  wire _0391_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.47-3806.67" */
  wire _0392_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.71-3806.96" */
  wire _0393_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.23-3808.43" */
  wire _0394_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.47-3808.67" */
  wire _0395_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.71-3808.96" */
  wire _0396_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.18-3810.38" */
  wire _0397_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.42-3810.62" */
  wire _0398_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.66-3810.91" */
  wire _0399_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.18-3812.38" */
  wire _0400_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.42-3812.62" */
  wire _0401_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.66-3812.91" */
  wire _0402_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.23-3814.43" */
  wire _0403_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.47-3814.67" */
  wire _0404_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.71-3814.96" */
  wire _0405_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.100-3806.113" */
  wire _0406_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.100-3808.113" */
  wire _0407_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.95-3810.108" */
  wire _0408_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.95-3812.108" */
  wire _0409_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.100-3814.113" */
  wire _0410_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.100-3960.119" */
  wire _0411_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.71-3960.120" */
  wire _0412_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.47-3960.121" */
  wire _0413_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.23-3961.6" */
  wire _0414_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.100-3962.119" */
  wire _0415_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.71-3962.120" */
  wire _0416_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.47-3962.121" */
  wire _0417_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.23-3963.6" */
  wire _0418_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.95-3964.114" */
  wire _0419_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.66-3964.115" */
  wire _0420_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.42-3964.116" */
  wire _0421_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.18-3964.117" */
  wire _0422_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.95-3966.114" */
  wire _0423_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.66-3966.115" */
  wire _0424_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.42-3966.116" */
  wire _0425_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.18-3966.117" */
  wire _0426_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.100-3968.119" */
  wire _0427_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.71-3968.120" */
  wire _0428_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.47-3968.121" */
  wire _0429_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.23-3969.6" */
  wire _0430_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.23-3960.43" */
  wire _0431_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.47-3960.67" */
  wire _0432_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.71-3960.96" */
  wire _0433_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.23-3962.43" */
  wire _0434_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.47-3962.67" */
  wire _0435_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.71-3962.96" */
  wire _0436_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.18-3964.38" */
  wire _0437_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.42-3964.62" */
  wire _0438_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.66-3964.91" */
  wire _0439_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.18-3966.38" */
  wire _0440_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.42-3966.62" */
  wire _0441_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.66-3966.91" */
  wire _0442_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.23-3968.43" */
  wire _0443_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.47-3968.67" */
  wire _0444_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.71-3968.96" */
  wire _0445_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.100-3960.113" */
  wire _0446_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.100-3962.113" */
  wire _0447_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.95-3964.108" */
  wire _0448_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.95-3966.108" */
  wire _0449_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.100-3968.113" */
  wire _0450_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.100-4114.119" */
  wire _0451_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.71-4114.120" */
  wire _0452_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.47-4114.121" */
  wire _0453_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.23-4115.6" */
  wire _0454_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.100-4116.119" */
  wire _0455_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.71-4116.120" */
  wire _0456_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.47-4116.121" */
  wire _0457_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.23-4117.6" */
  wire _0458_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.95-4118.114" */
  wire _0459_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.66-4118.115" */
  wire _0460_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.42-4118.116" */
  wire _0461_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.18-4118.117" */
  wire _0462_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.95-4120.114" */
  wire _0463_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.66-4120.115" */
  wire _0464_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.42-4120.116" */
  wire _0465_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.18-4120.117" */
  wire _0466_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.100-4122.119" */
  wire _0467_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.71-4122.120" */
  wire _0468_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.47-4122.121" */
  wire _0469_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.23-4123.6" */
  wire _0470_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.23-4114.43" */
  wire _0471_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.47-4114.67" */
  wire _0472_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.71-4114.96" */
  wire _0473_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.23-4116.43" */
  wire _0474_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.47-4116.67" */
  wire _0475_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.71-4116.96" */
  wire _0476_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.18-4118.38" */
  wire _0477_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.42-4118.62" */
  wire _0478_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.66-4118.91" */
  wire _0479_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.18-4120.38" */
  wire _0480_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.42-4120.62" */
  wire _0481_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.66-4120.91" */
  wire _0482_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.23-4122.43" */
  wire _0483_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.47-4122.67" */
  wire _0484_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.71-4122.96" */
  wire _0485_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.100-4114.113" */
  wire _0486_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.100-4116.113" */
  wire _0487_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.95-4118.108" */
  wire _0488_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.95-4120.108" */
  wire _0489_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.100-4122.113" */
  wire _0490_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4263.23-4263.48" */
  wire _0491_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4264.23-4264.48" */
  wire _0492_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4265.23-4265.48" */
  wire _0493_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:513.23-513.50" */
  wire _0494_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:514.23-514.50" */
  wire _0495_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4405.23-4405.48" */
  wire _0496_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4406.23-4406.48" */
  wire _0497_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4407.23-4407.48" */
  wire _0498_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4547.23-4547.48" */
  wire _0499_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4548.23-4548.48" */
  wire _0500_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4549.23-4549.48" */
  wire _0501_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4689.23-4689.48" */
  wire _0502_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4690.23-4690.48" */
  wire _0503_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4691.23-4691.48" */
  wire _0504_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4831.23-4831.48" */
  wire _0505_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4832.23-4832.48" */
  wire _0506_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4833.23-4833.48" */
  wire _0507_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4973.23-4973.48" */
  wire _0508_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4974.23-4974.48" */
  wire _0509_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4975.23-4975.48" */
  wire _0510_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.23-5116.76" */
  wire _0511_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.23-5117.76" */
  wire _0512_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.23-5118.76" */
  wire _0513_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.23-5119.76" */
  wire _0514_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5115.23-5115.50" */
  wire _0515_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.23-5116.48" */
  wire _0516_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.51-5116.76" */
  wire _0517_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.23-5117.48" */
  wire _0518_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.51-5117.76" */
  wire _0519_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.23-5118.48" */
  wire _0520_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.51-5118.76" */
  wire _0521_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.23-5119.48" */
  wire _0522_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.51-5119.76" */
  wire _0523_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.23-5260.76" */
  wire _0524_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.23-5261.76" */
  wire _0525_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.23-5262.76" */
  wire _0526_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.23-5263.76" */
  wire _0527_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5259.23-5259.50" */
  wire _0528_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.23-5260.48" */
  wire _0529_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.51-5260.76" */
  wire _0530_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.23-5261.48" */
  wire _0531_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.51-5261.76" */
  wire _0532_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.23-5262.48" */
  wire _0533_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.51-5262.76" */
  wire _0534_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.23-5263.48" */
  wire _0535_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.51-5263.76" */
  wire _0536_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.23-5404.76" */
  wire _0537_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.23-5405.76" */
  wire _0538_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.23-5406.76" */
  wire _0539_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.23-5407.76" */
  wire _0540_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5403.23-5403.50" */
  wire _0541_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.23-5404.48" */
  wire _0542_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.51-5404.76" */
  wire _0543_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.23-5405.48" */
  wire _0544_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.51-5405.76" */
  wire _0545_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.23-5406.48" */
  wire _0546_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.51-5406.76" */
  wire _0547_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.23-5407.48" */
  wire _0548_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.51-5407.76" */
  wire _0549_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.23-5549.71" */
  wire _0550_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.18-5550.66" */
  wire _0551_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.18-5551.66" */
  wire _0552_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.23-5552.71" */
  wire _0553_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.23-5549.48" */
  wire _0554_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.18-5550.43" */
  wire _0555_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.18-5551.43" */
  wire _0556_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.23-5552.48" */
  wire _0557_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.51-5549.71" */
  wire _0558_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.46-5550.66" */
  wire _0559_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.46-5551.66" */
  wire _0560_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.51-5552.71" */
  wire _0561_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.23-5694.71" */
  wire _0562_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.18-5695.66" */
  wire _0563_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.18-5696.66" */
  wire _0564_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.23-5697.71" */
  wire _0565_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.23-5694.48" */
  wire _0566_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.18-5695.43" */
  wire _0567_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.18-5696.43" */
  wire _0568_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.23-5697.48" */
  wire _0569_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.51-5694.71" */
  wire _0570_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.46-5695.66" */
  wire _0571_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.46-5696.66" */
  wire _0572_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.51-5697.71" */
  wire _0573_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:654.23-654.50" */
  wire _0574_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:655.23-655.50" */
  wire _0575_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.23-5839.71" */
  wire _0576_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.18-5840.66" */
  wire _0577_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.18-5841.66" */
  wire _0578_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.23-5842.71" */
  wire _0579_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.23-5839.48" */
  wire _0580_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.18-5840.43" */
  wire _0581_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.18-5841.43" */
  wire _0582_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.23-5842.48" */
  wire _0583_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.51-5839.71" */
  wire _0584_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.46-5840.66" */
  wire _0585_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.46-5841.66" */
  wire _0586_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.51-5842.71" */
  wire _0587_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:795.23-795.50" */
  wire _0588_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:796.23-796.50" */
  wire _0589_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:936.23-936.50" */
  wire _0590_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:937.23-937.50" */
  wire _0591_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1077.23-1077.50" */
  wire _0592_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1078.23-1078.50" */
  wire _0593_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.23-1218.78" */
  wire _0594_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.23-1218.48" */
  wire _0595_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.51-1218.78" */
  wire _0596_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.23-1358.78" */
  wire _0597_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.23-1358.48" */
  wire _0598_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.51-1358.78" */
  wire _0599_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0600_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0601_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0602_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0603_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0604_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0605_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0606_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0607_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0608_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0609_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0610_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0611_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0612_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0613_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0614_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0615_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0616_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0617_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0618_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0619_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0620_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0621_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0622_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  reg _0623_ = 1'h0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.64-17779.89" */
  wire _0624_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.64-17784.89" */
  wire _0625_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.64-17789.89" */
  wire _0626_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.15-17741.43" */
  wire _0627_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.76-17741.104" */
  wire _0628_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.15-17746.43" */
  wire _0629_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.76-17746.104" */
  wire _0630_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.15-17751.43" */
  wire _0631_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.76-17751.104" */
  wire _0632_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.15-17760.43" */
  wire _0633_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.76-17760.104" */
  wire _0634_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.15-17765.43" */
  wire _0635_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.76-17765.104" */
  wire _0636_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.15-17770.43" */
  wire _0637_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.76-17770.104" */
  wire _0638_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.14-17779.90" */
  wire _0639_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.14-17784.90" */
  wire _0640_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.14-17789.90" */
  wire _0641_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.15-17741.71" */
  wire _0642_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.76-17742.63" */
  wire _0643_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17742.9-17742.62" */
  wire _0644_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.15-17746.71" */
  wire _0645_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.76-17747.63" */
  wire _0646_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17747.9-17747.62" */
  wire _0647_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.15-17751.71" */
  wire _0648_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.76-17752.63" */
  wire _0649_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17752.9-17752.62" */
  wire _0650_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.15-17760.71" */
  wire _0651_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.76-17761.63" */
  wire _0652_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17761.9-17761.62" */
  wire _0653_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.15-17765.71" */
  wire _0654_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.76-17766.63" */
  wire _0655_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17766.9-17766.62" */
  wire _0656_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.15-17770.71" */
  wire _0657_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.76-17771.63" */
  wire _0658_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17771.9-17771.62" */
  wire _0659_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.17-17779.60" */
  wire _0660_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.14-17780.20" */
  wire _0661_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.17-17784.60" */
  wire _0662_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.14-17785.20" */
  wire _0663_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.17-17789.60" */
  wire _0664_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.14-17790.20" */
  wire _0665_;
  wire [1:0] _0666_;
  wire [1:0] _0667_;
  wire [1:0] _0668_;
  wire [1:0] _0669_;
  wire [1:0] _0670_;
  wire [1:0] _0671_;
  wire [1:0] _0672_;
  wire [1:0] _0673_;
  wire [1:0] _0674_;
  wire [2:0] _0675_;
  wire [2:0] _0676_;
  wire [2:0] _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire [1:0] _0705_;
  wire [1:0] _0706_;
  wire [1:0] _0707_;
  wire [2:0] _0708_;
  wire [2:0] _0709_;
  wire [2:0] _0710_;
  wire [1:0] _0711_;
  wire [1:0] _0712_;
  wire [1:0] _0713_;
  wire [2:0] _0714_;
  wire [2:0] _0715_;
  wire [2:0] _0716_;
  wire [1:0] _0717_;
  wire [1:0] _0718_;
  wire [1:0] _0719_;
  wire [2:0] _0720_;
  wire [2:0] _0721_;
  wire [2:0] _0722_;
  wire [1:0] _0723_;
  wire [1:0] _0724_;
  wire [1:0] _0725_;
  wire [2:0] _0726_;
  wire [2:0] _0727_;
  wire [2:0] _0728_;
  wire [1:0] _0729_;
  wire [1:0] _0730_;
  wire [1:0] _0731_;
  wire [2:0] _0732_;
  wire [2:0] _0733_;
  wire [2:0] _0734_;
  wire [1:0] _0735_;
  wire [1:0] _0736_;
  wire [1:0] _0737_;
  wire [2:0] _0738_;
  wire [2:0] _0739_;
  wire [2:0] _0740_;
  wire [1:0] _0741_;
  wire [1:0] _0742_;
  wire [1:0] _0743_;
  wire [2:0] _0744_;
  wire [2:0] _0745_;
  wire [2:0] _0746_;
  wire [1:0] _0747_;
  wire [1:0] _0748_;
  wire [1:0] _0749_;
  wire [2:0] _0750_;
  wire [2:0] _0751_;
  wire [2:0] _0752_;
  wire [1:0] _0753_;
  wire [1:0] _0754_;
  wire [1:0] _0755_;
  wire [2:0] _0756_;
  wire [2:0] _0757_;
  wire [2:0] _0758_;
  wire [1:0] _0759_;
  wire [1:0] _0760_;
  wire [1:0] _0761_;
  wire [2:0] _0762_;
  wire [2:0] _0763_;
  wire [2:0] _0764_;
  wire [1:0] _0765_;
  wire [1:0] _0766_;
  wire [1:0] _0767_;
  wire [2:0] _0768_;
  wire [2:0] _0769_;
  wire [2:0] _0770_;
  wire [1:0] _0771_;
  wire [1:0] _0772_;
  wire [1:0] _0773_;
  wire [2:0] _0774_;
  wire [2:0] _0775_;
  wire [2:0] _0776_;
  wire [1:0] _0777_;
  wire [1:0] _0778_;
  wire [1:0] _0779_;
  wire [1:0] _0780_;
  wire [1:0] _0781_;
  wire [1:0] _0782_;
  wire [1:0] _0783_;
  wire [1:0] _0784_;
  wire [1:0] _0785_;
  wire [1:0] _0786_;
  wire [1:0] _0787_;
  wire [1:0] _0788_;
  wire [1:0] _0789_;
  wire [1:0] _0790_;
  wire [1:0] _0791_;
  wire [1:0] _0792_;
  wire [1:0] _0793_;
  wire [1:0] _0794_;
  wire [1:0] _0795_;
  wire [1:0] _0796_;
  wire [1:0] _0797_;
  wire [1:0] _0798_;
  wire [1:0] _0799_;
  wire [1:0] _0800_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9761.13-9761.24" */
  reg [1:0] AuxData_reg;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9718.13-9718.29" */
  reg [1:0] Cache_reg_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9717.13-9717.30" */
  reg [1:0] Cache_reg_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9720.13-9720.29" */
  reg [1:0] Cache_reg_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9719.13-9719.30" */
  reg [1:0] Cache_reg_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9722.13-9722.29" */
  reg [1:0] Cache_reg_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9721.13-9721.30" */
  reg [1:0] Cache_reg_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9724.13-9724.29" */
  reg [1:0] Cache_reg_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9723.13-9723.30" */
  reg [1:0] Cache_reg_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9725.13-9725.28" */
  reg [2:0] Chan1_reg_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9726.13-9726.29" */
  reg [1:0] Chan1_reg_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9727.13-9727.28" */
  reg [2:0] Chan1_reg_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9728.13-9728.29" */
  reg [1:0] Chan1_reg_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9729.13-9729.28" */
  reg [2:0] Chan1_reg_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9730.13-9730.29" */
  reg [1:0] Chan1_reg_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9731.13-9731.28" */
  reg [2:0] Chan1_reg_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9732.13-9732.29" */
  reg [1:0] Chan1_reg_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9733.13-9733.28" */
  reg [2:0] Chan2_reg_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9734.13-9734.29" */
  reg [1:0] Chan2_reg_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9735.13-9735.28" */
  reg [2:0] Chan2_reg_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9736.13-9736.29" */
  reg [1:0] Chan2_reg_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9737.13-9737.28" */
  reg [2:0] Chan2_reg_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9738.13-9738.29" */
  reg [1:0] Chan2_reg_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9739.13-9739.28" */
  reg [2:0] Chan2_reg_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9740.13-9740.29" */
  reg [1:0] Chan2_reg_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9741.13-9741.28" */
  reg [2:0] Chan3_reg_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9742.13-9742.29" */
  reg [1:0] Chan3_reg_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9743.13-9743.28" */
  reg [2:0] Chan3_reg_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9744.13-9744.29" */
  reg [1:0] Chan3_reg_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9745.13-9745.28" */
  reg [2:0] Chan3_reg_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9746.13-9746.29" */
  reg [1:0] Chan3_reg_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9747.13-9747.28" */
  reg [2:0] Chan3_reg_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9748.13-9748.29" */
  reg [1:0] Chan3_reg_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9758.13-9758.23" */
  reg [2:0] CurCmd_reg;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9759.13-9759.23" */
  reg [1:0] CurPtr_reg;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9757.8-9757.18" */
  reg ExGntd_reg;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9749.8-9749.20" */
  reg InvSet_reg_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9750.8-9750.20" */
  reg InvSet_reg_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9751.8-9751.20" */
  reg InvSet_reg_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9752.8-9752.20" */
  reg InvSet_reg_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9760.13-9760.24" */
  reg [1:0] MemData_reg;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9753.8-9753.20" */
  reg ShrSet_reg_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9754.8-9754.20" */
  reg ShrSet_reg_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9755.8-9755.20" */
  reg ShrSet_reg_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9756.8-9756.20" */
  reg ShrSet_reg_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9763.14-9763.20" */
  wire [1:0] _GEN_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9764.14-9764.20" */
  wire [1:0] _GEN_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9773.14-9773.21" */
  wire [2:0] _GEN_10;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9865.14-9865.22" */
  wire [2:0] _GEN_100;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10785.14-10785.23" */
  wire [2:0] _GEN_1000;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10786.14-10786.23" */
  wire [1:0] _GEN_1001;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10787.14-10787.23" */
  wire [2:0] _GEN_1002;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10788.14-10788.23" */
  wire [1:0] _GEN_1003;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10789.14-10789.23" */
  wire [2:0] _GEN_1004;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10790.14-10790.23" */
  wire [1:0] _GEN_1005;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10791.14-10791.23" */
  wire [2:0] _GEN_1006;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10792.14-10792.23" */
  wire [1:0] _GEN_1007;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10793.14-10793.23" */
  wire [2:0] _GEN_1008;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10794.14-10794.23" */
  wire [1:0] _GEN_1009;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9866.14-9866.22" */
  wire [1:0] _GEN_101;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10795.14-10795.23" */
  wire [2:0] _GEN_1010;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10796.14-10796.23" */
  wire [1:0] _GEN_1011;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10797.14-10797.23" */
  wire [2:0] _GEN_1012;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10798.14-10798.23" */
  wire [1:0] _GEN_1013;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10799.14-10799.23" */
  wire [2:0] _GEN_1014;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10800.14-10800.23" */
  wire [1:0] _GEN_1015;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10801.14-10801.23" */
  wire [2:0] _GEN_1016;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10802.14-10802.23" */
  wire [1:0] _GEN_1017;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10803.14-10803.23" */
  wire [2:0] _GEN_1018;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10804.14-10804.23" */
  wire [1:0] _GEN_1019;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9867.14-9867.22" */
  wire [2:0] _GEN_102;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10805.14-10805.23" */
  wire [2:0] _GEN_1020;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10806.14-10806.23" */
  wire [1:0] _GEN_1021;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10807.9-10807.18" */
  wire _GEN_1022;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10808.9-10808.18" */
  wire _GEN_1023;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10809.9-10809.18" */
  wire _GEN_1024;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10810.9-10810.18" */
  wire _GEN_1025;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10811.9-10811.18" */
  wire _GEN_1026;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10812.9-10812.18" */
  wire _GEN_1027;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10813.9-10813.18" */
  wire _GEN_1028;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10814.9-10814.18" */
  wire _GEN_1029;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9868.14-9868.22" */
  wire [1:0] _GEN_103;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10815.9-10815.18" */
  wire _GEN_1030;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10816.14-10816.23" */
  wire [2:0] _GEN_1031;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10817.14-10817.23" */
  wire [1:0] _GEN_1032;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10818.14-10818.23" */
  wire [1:0] _GEN_1033;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10819.14-10819.23" */
  wire [1:0] _GEN_1034;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10821.14-10821.23" */
  wire [1:0] _GEN_1035;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10822.14-10822.23" */
  wire [1:0] _GEN_1036;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10823.14-10823.23" */
  wire [1:0] _GEN_1037;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10824.14-10824.23" */
  wire [1:0] _GEN_1038;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10825.14-10825.23" */
  wire [1:0] _GEN_1039;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9869.14-9869.22" */
  wire [2:0] _GEN_104;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10826.14-10826.23" */
  wire [1:0] _GEN_1040;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10827.14-10827.23" */
  wire [1:0] _GEN_1041;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10828.14-10828.23" */
  wire [1:0] _GEN_1042;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10829.14-10829.23" */
  wire [2:0] _GEN_1043;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10830.14-10830.23" */
  wire [1:0] _GEN_1044;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10831.14-10831.23" */
  wire [2:0] _GEN_1045;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10832.14-10832.23" */
  wire [1:0] _GEN_1046;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10833.14-10833.23" */
  wire [2:0] _GEN_1047;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10834.14-10834.23" */
  wire [1:0] _GEN_1048;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10835.14-10835.23" */
  wire [2:0] _GEN_1049;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9870.14-9870.22" */
  wire [1:0] _GEN_105;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10836.14-10836.23" */
  wire [1:0] _GEN_1050;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10837.14-10837.23" */
  wire [2:0] _GEN_1051;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10838.14-10838.23" */
  wire [1:0] _GEN_1052;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10839.14-10839.23" */
  wire [2:0] _GEN_1053;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10840.14-10840.23" */
  wire [1:0] _GEN_1054;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10841.14-10841.23" */
  wire [2:0] _GEN_1055;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10842.14-10842.23" */
  wire [1:0] _GEN_1056;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10843.14-10843.23" */
  wire [2:0] _GEN_1057;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10844.14-10844.23" */
  wire [1:0] _GEN_1058;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10845.14-10845.23" */
  wire [2:0] _GEN_1059;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9871.14-9871.22" */
  wire [2:0] _GEN_106;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10846.14-10846.23" */
  wire [1:0] _GEN_1060;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10847.14-10847.23" */
  wire [2:0] _GEN_1061;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10848.14-10848.23" */
  wire [1:0] _GEN_1062;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10849.14-10849.23" */
  wire [2:0] _GEN_1063;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10850.14-10850.23" */
  wire [1:0] _GEN_1064;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10851.14-10851.23" */
  wire [2:0] _GEN_1065;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10852.14-10852.23" */
  wire [1:0] _GEN_1066;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10853.9-10853.18" */
  wire _GEN_1067;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10854.9-10854.18" */
  wire _GEN_1068;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10855.9-10855.18" */
  wire _GEN_1069;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9872.14-9872.22" */
  wire [1:0] _GEN_107;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10856.9-10856.18" */
  wire _GEN_1070;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10857.9-10857.18" */
  wire _GEN_1071;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10858.9-10858.18" */
  wire _GEN_1072;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10859.9-10859.18" */
  wire _GEN_1073;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10860.9-10860.18" */
  wire _GEN_1074;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10861.9-10861.18" */
  wire _GEN_1075;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10862.14-10862.23" */
  wire [2:0] _GEN_1076;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10863.14-10863.23" */
  wire [1:0] _GEN_1077;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10864.14-10864.23" */
  wire [1:0] _GEN_1078;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10865.14-10865.23" */
  wire [1:0] _GEN_1079;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9873.14-9873.22" */
  wire [2:0] _GEN_108;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10867.14-10867.23" */
  wire [1:0] _GEN_1080;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10868.14-10868.23" */
  wire [1:0] _GEN_1081;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10869.14-10869.23" */
  wire [1:0] _GEN_1082;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10870.14-10870.23" */
  wire [1:0] _GEN_1083;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10871.14-10871.23" */
  wire [1:0] _GEN_1084;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10872.14-10872.23" */
  wire [1:0] _GEN_1085;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10873.14-10873.23" */
  wire [1:0] _GEN_1086;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10874.14-10874.23" */
  wire [1:0] _GEN_1087;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10875.14-10875.23" */
  wire [2:0] _GEN_1088;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10876.14-10876.23" */
  wire [1:0] _GEN_1089;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9874.14-9874.22" */
  wire [1:0] _GEN_109;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10877.14-10877.23" */
  wire [2:0] _GEN_1090;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10878.14-10878.23" */
  wire [1:0] _GEN_1091;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10879.14-10879.23" */
  wire [2:0] _GEN_1092;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10880.14-10880.23" */
  wire [1:0] _GEN_1093;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10881.14-10881.23" */
  wire [2:0] _GEN_1094;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10882.14-10882.23" */
  wire [1:0] _GEN_1095;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10883.14-10883.23" */
  wire [2:0] _GEN_1096;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10884.14-10884.23" */
  wire [1:0] _GEN_1097;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10885.14-10885.23" */
  wire [2:0] _GEN_1098;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10886.14-10886.23" */
  wire [1:0] _GEN_1099;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9774.14-9774.21" */
  wire [1:0] _GEN_11;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9875.14-9875.22" */
  wire [2:0] _GEN_110;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10887.14-10887.23" */
  wire [2:0] _GEN_1100;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10888.14-10888.23" */
  wire [1:0] _GEN_1101;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10889.14-10889.23" */
  wire [2:0] _GEN_1102;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10890.14-10890.23" */
  wire [1:0] _GEN_1103;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10891.14-10891.23" */
  wire [2:0] _GEN_1104;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10892.14-10892.23" */
  wire [1:0] _GEN_1105;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10893.14-10893.23" */
  wire [2:0] _GEN_1106;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10894.14-10894.23" */
  wire [1:0] _GEN_1107;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10895.14-10895.23" */
  wire [2:0] _GEN_1108;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10896.14-10896.23" */
  wire [1:0] _GEN_1109;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9876.14-9876.22" */
  wire [1:0] _GEN_111;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10897.14-10897.23" */
  wire [2:0] _GEN_1110;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10898.14-10898.23" */
  wire [1:0] _GEN_1111;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10899.9-10899.18" */
  wire _GEN_1112;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10900.9-10900.18" */
  wire _GEN_1113;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10901.9-10901.18" */
  wire _GEN_1114;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10902.9-10902.18" */
  wire _GEN_1115;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10903.9-10903.18" */
  wire _GEN_1116;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10904.9-10904.18" */
  wire _GEN_1117;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10905.9-10905.18" */
  wire _GEN_1118;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10906.9-10906.18" */
  wire _GEN_1119;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9877.14-9877.22" */
  wire [2:0] _GEN_112;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10907.9-10907.18" */
  wire _GEN_1120;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10908.14-10908.23" */
  wire [2:0] _GEN_1121;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10909.14-10909.23" */
  wire [1:0] _GEN_1122;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10910.14-10910.23" */
  wire [1:0] _GEN_1123;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10911.14-10911.23" */
  wire [1:0] _GEN_1124;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10913.14-10913.23" */
  wire [1:0] _GEN_1125;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10914.14-10914.23" */
  wire [1:0] _GEN_1126;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10915.14-10915.23" */
  wire [1:0] _GEN_1127;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10916.14-10916.23" */
  wire [1:0] _GEN_1128;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10917.14-10917.23" */
  wire [1:0] _GEN_1129;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9878.14-9878.22" */
  wire [1:0] _GEN_113;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10918.14-10918.23" */
  wire [1:0] _GEN_1130;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10919.14-10919.23" */
  wire [1:0] _GEN_1131;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10920.14-10920.23" */
  wire [1:0] _GEN_1132;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10921.14-10921.23" */
  wire [2:0] _GEN_1133;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10922.14-10922.23" */
  wire [1:0] _GEN_1134;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10923.14-10923.23" */
  wire [2:0] _GEN_1135;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10924.14-10924.23" */
  wire [1:0] _GEN_1136;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10925.14-10925.23" */
  wire [2:0] _GEN_1137;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10926.14-10926.23" */
  wire [1:0] _GEN_1138;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10927.14-10927.23" */
  wire [2:0] _GEN_1139;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9879.14-9879.22" */
  wire [2:0] _GEN_114;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10928.14-10928.23" */
  wire [1:0] _GEN_1140;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10929.14-10929.23" */
  wire [2:0] _GEN_1141;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10930.14-10930.23" */
  wire [1:0] _GEN_1142;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10931.14-10931.23" */
  wire [2:0] _GEN_1143;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10932.14-10932.23" */
  wire [1:0] _GEN_1144;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10933.14-10933.23" */
  wire [2:0] _GEN_1145;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10934.14-10934.23" */
  wire [1:0] _GEN_1146;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10935.14-10935.23" */
  wire [2:0] _GEN_1147;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10936.14-10936.23" */
  wire [1:0] _GEN_1148;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10937.14-10937.23" */
  wire [2:0] _GEN_1149;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9880.14-9880.22" */
  wire [1:0] _GEN_115;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10938.14-10938.23" */
  wire [1:0] _GEN_1150;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10939.14-10939.23" */
  wire [2:0] _GEN_1151;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10940.14-10940.23" */
  wire [1:0] _GEN_1152;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10941.14-10941.23" */
  wire [2:0] _GEN_1153;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10942.14-10942.23" */
  wire [1:0] _GEN_1154;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10943.14-10943.23" */
  wire [2:0] _GEN_1155;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10944.14-10944.23" */
  wire [1:0] _GEN_1156;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10945.9-10945.18" */
  wire _GEN_1157;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10946.9-10946.18" */
  wire _GEN_1158;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10947.9-10947.18" */
  wire _GEN_1159;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9881.14-9881.22" */
  wire [2:0] _GEN_116;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10948.9-10948.18" */
  wire _GEN_1160;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10949.9-10949.18" */
  wire _GEN_1161;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10950.9-10950.18" */
  wire _GEN_1162;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10951.9-10951.18" */
  wire _GEN_1163;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10952.9-10952.18" */
  wire _GEN_1164;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10953.9-10953.18" */
  wire _GEN_1165;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10954.14-10954.23" */
  wire [2:0] _GEN_1166;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10955.14-10955.23" */
  wire [1:0] _GEN_1167;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10956.14-10956.23" */
  wire [1:0] _GEN_1168;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10957.14-10957.23" */
  wire [1:0] _GEN_1169;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9882.14-9882.22" */
  wire [1:0] _GEN_117;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10959.14-10959.23" */
  wire [1:0] _GEN_1170;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10960.14-10960.23" */
  wire [1:0] _GEN_1171;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10961.14-10961.23" */
  wire [1:0] _GEN_1172;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10962.14-10962.23" */
  wire [1:0] _GEN_1173;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10963.14-10963.23" */
  wire [1:0] _GEN_1174;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10964.14-10964.23" */
  wire [1:0] _GEN_1175;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10965.14-10965.23" */
  wire [1:0] _GEN_1176;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10966.14-10966.23" */
  wire [1:0] _GEN_1177;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10967.14-10967.23" */
  wire [2:0] _GEN_1178;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10968.14-10968.23" */
  wire [1:0] _GEN_1179;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9883.14-9883.22" */
  wire [2:0] _GEN_118;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10969.14-10969.23" */
  wire [2:0] _GEN_1180;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10970.14-10970.23" */
  wire [1:0] _GEN_1181;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10971.14-10971.23" */
  wire [2:0] _GEN_1182;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10972.14-10972.23" */
  wire [1:0] _GEN_1183;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10973.14-10973.23" */
  wire [2:0] _GEN_1184;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10974.14-10974.23" */
  wire [1:0] _GEN_1185;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10975.14-10975.23" */
  wire [2:0] _GEN_1186;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10976.14-10976.23" */
  wire [1:0] _GEN_1187;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10977.14-10977.23" */
  wire [2:0] _GEN_1188;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10978.14-10978.23" */
  wire [1:0] _GEN_1189;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9884.14-9884.22" */
  wire [1:0] _GEN_119;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10979.14-10979.23" */
  wire [2:0] _GEN_1190;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10980.14-10980.23" */
  wire [1:0] _GEN_1191;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10981.14-10981.23" */
  wire [2:0] _GEN_1192;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10982.14-10982.23" */
  wire [1:0] _GEN_1193;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10983.14-10983.23" */
  wire [2:0] _GEN_1194;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10984.14-10984.23" */
  wire [1:0] _GEN_1195;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10985.14-10985.23" */
  wire [2:0] _GEN_1196;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10986.14-10986.23" */
  wire [1:0] _GEN_1197;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10987.14-10987.23" */
  wire [2:0] _GEN_1198;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10988.14-10988.23" */
  wire [1:0] _GEN_1199;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9775.14-9775.21" */
  wire [2:0] _GEN_12;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9885.14-9885.22" */
  wire [2:0] _GEN_120;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10989.14-10989.23" */
  wire [2:0] _GEN_1200;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10990.14-10990.23" */
  wire [1:0] _GEN_1201;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10991.9-10991.18" */
  wire _GEN_1202;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10992.9-10992.18" */
  wire _GEN_1203;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10993.9-10993.18" */
  wire _GEN_1204;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10994.9-10994.18" */
  wire _GEN_1205;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10995.9-10995.18" */
  wire _GEN_1206;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10996.9-10996.18" */
  wire _GEN_1207;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10997.9-10997.18" */
  wire _GEN_1208;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10998.9-10998.18" */
  wire _GEN_1209;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9886.14-9886.22" */
  wire [1:0] _GEN_121;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10999.9-10999.18" */
  wire _GEN_1210;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11000.14-11000.23" */
  wire [2:0] _GEN_1211;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11001.14-11001.23" */
  wire [1:0] _GEN_1212;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11002.14-11002.23" */
  wire [1:0] _GEN_1213;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11003.14-11003.23" */
  wire [1:0] _GEN_1214;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11005.14-11005.23" */
  wire [1:0] _GEN_1215;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11006.14-11006.23" */
  wire [1:0] _GEN_1216;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11007.14-11007.23" */
  wire [1:0] _GEN_1217;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11008.14-11008.23" */
  wire [1:0] _GEN_1218;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11009.14-11009.23" */
  wire [1:0] _GEN_1219;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9887.9-9887.17" */
  wire _GEN_122;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11010.14-11010.23" */
  wire [1:0] _GEN_1220;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11011.14-11011.23" */
  wire [1:0] _GEN_1221;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11012.14-11012.23" */
  wire [1:0] _GEN_1222;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11013.14-11013.23" */
  wire [2:0] _GEN_1223;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11014.14-11014.23" */
  wire [1:0] _GEN_1224;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11015.14-11015.23" */
  wire [2:0] _GEN_1225;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11016.14-11016.23" */
  wire [1:0] _GEN_1226;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11017.14-11017.23" */
  wire [2:0] _GEN_1227;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11018.14-11018.23" */
  wire [1:0] _GEN_1228;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11019.14-11019.23" */
  wire [2:0] _GEN_1229;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9888.9-9888.17" */
  wire _GEN_123;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11020.14-11020.23" */
  wire [1:0] _GEN_1230;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11021.14-11021.23" */
  wire [2:0] _GEN_1231;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11022.14-11022.23" */
  wire [1:0] _GEN_1232;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11023.14-11023.23" */
  wire [2:0] _GEN_1233;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11024.14-11024.23" */
  wire [1:0] _GEN_1234;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11025.14-11025.23" */
  wire [2:0] _GEN_1235;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11026.14-11026.23" */
  wire [1:0] _GEN_1236;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11027.14-11027.23" */
  wire [2:0] _GEN_1237;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11028.14-11028.23" */
  wire [1:0] _GEN_1238;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11029.14-11029.23" */
  wire [2:0] _GEN_1239;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9889.9-9889.17" */
  wire _GEN_124;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11030.14-11030.23" */
  wire [1:0] _GEN_1240;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11031.14-11031.23" */
  wire [2:0] _GEN_1241;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11032.14-11032.23" */
  wire [1:0] _GEN_1242;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11033.14-11033.23" */
  wire [2:0] _GEN_1243;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11034.14-11034.23" */
  wire [1:0] _GEN_1244;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11035.14-11035.23" */
  wire [2:0] _GEN_1245;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11036.14-11036.23" */
  wire [1:0] _GEN_1246;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11037.9-11037.18" */
  wire _GEN_1247;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11038.9-11038.18" */
  wire _GEN_1248;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11039.9-11039.18" */
  wire _GEN_1249;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9890.9-9890.17" */
  wire _GEN_125;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11040.9-11040.18" */
  wire _GEN_1250;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11041.9-11041.18" */
  wire _GEN_1251;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11042.9-11042.18" */
  wire _GEN_1252;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11043.9-11043.18" */
  wire _GEN_1253;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11044.9-11044.18" */
  wire _GEN_1254;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11045.9-11045.18" */
  wire _GEN_1255;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11046.14-11046.23" */
  wire [2:0] _GEN_1256;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11047.14-11047.23" */
  wire [1:0] _GEN_1257;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11048.14-11048.23" */
  wire [1:0] _GEN_1258;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11049.14-11049.23" */
  wire [1:0] _GEN_1259;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9891.9-9891.17" */
  wire _GEN_126;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11051.14-11051.23" */
  wire [1:0] _GEN_1260;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11052.14-11052.23" */
  wire [1:0] _GEN_1261;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11053.14-11053.23" */
  wire [1:0] _GEN_1262;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11054.14-11054.23" */
  wire [1:0] _GEN_1263;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11055.14-11055.23" */
  wire [1:0] _GEN_1264;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11056.14-11056.23" */
  wire [1:0] _GEN_1265;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11057.14-11057.23" */
  wire [1:0] _GEN_1266;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11058.14-11058.23" */
  wire [1:0] _GEN_1267;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11059.14-11059.23" */
  wire [2:0] _GEN_1268;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11060.14-11060.23" */
  wire [1:0] _GEN_1269;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9892.9-9892.17" */
  wire _GEN_127;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11061.14-11061.23" */
  wire [2:0] _GEN_1270;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11062.14-11062.23" */
  wire [1:0] _GEN_1271;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11063.14-11063.23" */
  wire [2:0] _GEN_1272;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11064.14-11064.23" */
  wire [1:0] _GEN_1273;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11065.14-11065.23" */
  wire [2:0] _GEN_1274;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11066.14-11066.23" */
  wire [1:0] _GEN_1275;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11067.14-11067.23" */
  wire [2:0] _GEN_1276;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11068.14-11068.23" */
  wire [1:0] _GEN_1277;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11069.14-11069.23" */
  wire [2:0] _GEN_1278;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11070.14-11070.23" */
  wire [1:0] _GEN_1279;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9893.9-9893.17" */
  wire _GEN_128;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11071.14-11071.23" */
  wire [2:0] _GEN_1280;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11072.14-11072.23" */
  wire [1:0] _GEN_1281;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11073.14-11073.23" */
  wire [2:0] _GEN_1282;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11074.14-11074.23" */
  wire [1:0] _GEN_1283;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11075.14-11075.23" */
  wire [2:0] _GEN_1284;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11076.14-11076.23" */
  wire [1:0] _GEN_1285;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11077.14-11077.23" */
  wire [2:0] _GEN_1286;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11078.14-11078.23" */
  wire [1:0] _GEN_1287;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11079.14-11079.23" */
  wire [2:0] _GEN_1288;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11080.14-11080.23" */
  wire [1:0] _GEN_1289;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9894.9-9894.17" */
  wire _GEN_129;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11081.14-11081.23" */
  wire [2:0] _GEN_1290;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11082.14-11082.23" */
  wire [1:0] _GEN_1291;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11083.9-11083.18" */
  wire _GEN_1292;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11084.9-11084.18" */
  wire _GEN_1293;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11085.9-11085.18" */
  wire _GEN_1294;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11086.9-11086.18" */
  wire _GEN_1295;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11087.9-11087.18" */
  wire _GEN_1296;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11088.9-11088.18" */
  wire _GEN_1297;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11089.9-11089.18" */
  wire _GEN_1298;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11090.9-11090.18" */
  wire _GEN_1299;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9776.14-9776.21" */
  wire [1:0] _GEN_13;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9895.9-9895.17" */
  wire _GEN_130;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11091.9-11091.18" */
  wire _GEN_1300;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11092.14-11092.23" */
  wire [2:0] _GEN_1301;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11093.14-11093.23" */
  wire [1:0] _GEN_1302;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11094.14-11094.23" */
  wire [1:0] _GEN_1303;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11095.14-11095.23" */
  wire [1:0] _GEN_1304;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11097.14-11097.23" */
  wire [1:0] _GEN_1305;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11098.14-11098.23" */
  wire [1:0] _GEN_1306;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11099.14-11099.23" */
  wire [1:0] _GEN_1307;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11100.14-11100.23" */
  wire [1:0] _GEN_1308;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11101.14-11101.23" */
  wire [1:0] _GEN_1309;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9896.14-9896.22" */
  wire [2:0] _GEN_131;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11102.14-11102.23" */
  wire [1:0] _GEN_1310;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11103.14-11103.23" */
  wire [1:0] _GEN_1311;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11104.14-11104.23" */
  wire [1:0] _GEN_1312;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11105.14-11105.23" */
  wire [2:0] _GEN_1313;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11106.14-11106.23" */
  wire [1:0] _GEN_1314;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11107.14-11107.23" */
  wire [2:0] _GEN_1315;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11108.14-11108.23" */
  wire [1:0] _GEN_1316;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11109.14-11109.23" */
  wire [2:0] _GEN_1317;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11110.14-11110.23" */
  wire [1:0] _GEN_1318;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11111.14-11111.23" */
  wire [2:0] _GEN_1319;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9897.14-9897.22" */
  wire [1:0] _GEN_132;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11112.14-11112.23" */
  wire [1:0] _GEN_1320;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11113.14-11113.23" */
  wire [2:0] _GEN_1321;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11114.14-11114.23" */
  wire [1:0] _GEN_1322;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11115.14-11115.23" */
  wire [2:0] _GEN_1323;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11116.14-11116.23" */
  wire [1:0] _GEN_1324;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11117.14-11117.23" */
  wire [2:0] _GEN_1325;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11118.14-11118.23" */
  wire [1:0] _GEN_1326;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11119.14-11119.23" */
  wire [2:0] _GEN_1327;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11120.14-11120.23" */
  wire [1:0] _GEN_1328;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11121.14-11121.23" */
  wire [2:0] _GEN_1329;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9898.14-9898.22" */
  wire [1:0] _GEN_133;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11122.14-11122.23" */
  wire [1:0] _GEN_1330;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11123.14-11123.23" */
  wire [2:0] _GEN_1331;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11124.14-11124.23" */
  wire [1:0] _GEN_1332;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11125.14-11125.23" */
  wire [2:0] _GEN_1333;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11126.14-11126.23" */
  wire [1:0] _GEN_1334;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11127.14-11127.23" */
  wire [2:0] _GEN_1335;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11128.14-11128.23" */
  wire [1:0] _GEN_1336;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11129.9-11129.18" */
  wire _GEN_1337;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11130.9-11130.18" */
  wire _GEN_1338;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11131.9-11131.18" */
  wire _GEN_1339;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9899.14-9899.22" */
  wire [1:0] _GEN_134;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11132.9-11132.18" */
  wire _GEN_1340;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11133.9-11133.18" */
  wire _GEN_1341;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11134.9-11134.18" */
  wire _GEN_1342;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11135.9-11135.18" */
  wire _GEN_1343;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11136.9-11136.18" */
  wire _GEN_1344;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11137.9-11137.18" */
  wire _GEN_1345;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11138.14-11138.23" */
  wire [2:0] _GEN_1346;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11139.14-11139.23" */
  wire [1:0] _GEN_1347;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11140.14-11140.23" */
  wire [1:0] _GEN_1348;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11141.14-11141.23" */
  wire [1:0] _GEN_1349;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9901.14-9901.22" */
  wire [1:0] _GEN_135;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11143.14-11143.23" */
  wire [1:0] _GEN_1350;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11144.14-11144.23" */
  wire [1:0] _GEN_1351;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11145.14-11145.23" */
  wire [1:0] _GEN_1352;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11146.14-11146.23" */
  wire [1:0] _GEN_1353;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11147.14-11147.23" */
  wire [1:0] _GEN_1354;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11148.14-11148.23" */
  wire [1:0] _GEN_1355;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11149.14-11149.23" */
  wire [1:0] _GEN_1356;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11150.14-11150.23" */
  wire [1:0] _GEN_1357;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11151.14-11151.23" */
  wire [2:0] _GEN_1358;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11152.14-11152.23" */
  wire [1:0] _GEN_1359;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9902.14-9902.22" */
  wire [1:0] _GEN_136;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11153.14-11153.23" */
  wire [2:0] _GEN_1360;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11154.14-11154.23" */
  wire [1:0] _GEN_1361;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11155.14-11155.23" */
  wire [2:0] _GEN_1362;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11156.14-11156.23" */
  wire [1:0] _GEN_1363;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11157.14-11157.23" */
  wire [2:0] _GEN_1364;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11158.14-11158.23" */
  wire [1:0] _GEN_1365;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11159.14-11159.23" */
  wire [2:0] _GEN_1366;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11160.14-11160.23" */
  wire [1:0] _GEN_1367;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11161.14-11161.23" */
  wire [2:0] _GEN_1368;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11162.14-11162.23" */
  wire [1:0] _GEN_1369;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9903.14-9903.22" */
  wire [1:0] _GEN_137;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11163.14-11163.23" */
  wire [2:0] _GEN_1370;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11164.14-11164.23" */
  wire [1:0] _GEN_1371;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11165.14-11165.23" */
  wire [2:0] _GEN_1372;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11166.14-11166.23" */
  wire [1:0] _GEN_1373;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11167.14-11167.23" */
  wire [2:0] _GEN_1374;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11168.14-11168.23" */
  wire [1:0] _GEN_1375;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11169.14-11169.23" */
  wire [2:0] _GEN_1376;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11170.14-11170.23" */
  wire [1:0] _GEN_1377;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11171.14-11171.23" */
  wire [2:0] _GEN_1378;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11172.14-11172.23" */
  wire [1:0] _GEN_1379;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9904.14-9904.22" */
  wire [1:0] _GEN_138;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11173.14-11173.23" */
  wire [2:0] _GEN_1380;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11174.14-11174.23" */
  wire [1:0] _GEN_1381;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11175.9-11175.18" */
  wire _GEN_1382;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11176.9-11176.18" */
  wire _GEN_1383;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11177.9-11177.18" */
  wire _GEN_1384;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11178.9-11178.18" */
  wire _GEN_1385;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11179.9-11179.18" */
  wire _GEN_1386;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11180.9-11180.18" */
  wire _GEN_1387;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11181.9-11181.18" */
  wire _GEN_1388;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11182.9-11182.18" */
  wire _GEN_1389;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9905.14-9905.22" */
  wire [1:0] _GEN_139;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11183.9-11183.18" */
  wire _GEN_1390;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11184.14-11184.23" */
  wire [2:0] _GEN_1391;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11185.14-11185.23" */
  wire [1:0] _GEN_1392;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11186.14-11186.23" */
  wire [1:0] _GEN_1393;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11187.14-11187.23" */
  wire [1:0] _GEN_1394;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11189.14-11189.23" */
  wire [1:0] _GEN_1395;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11190.14-11190.23" */
  wire [1:0] _GEN_1396;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11191.14-11191.23" */
  wire [1:0] _GEN_1397;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11192.14-11192.23" */
  wire [1:0] _GEN_1398;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11193.14-11193.23" */
  wire [1:0] _GEN_1399;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9777.14-9777.21" */
  wire [2:0] _GEN_14;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9906.14-9906.22" */
  wire [1:0] _GEN_140;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11194.14-11194.23" */
  wire [1:0] _GEN_1400;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11195.14-11195.23" */
  wire [1:0] _GEN_1401;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11196.14-11196.23" */
  wire [1:0] _GEN_1402;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11197.14-11197.23" */
  wire [2:0] _GEN_1403;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11198.14-11198.23" */
  wire [1:0] _GEN_1404;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11199.14-11199.23" */
  wire [2:0] _GEN_1405;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11200.14-11200.23" */
  wire [1:0] _GEN_1406;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11201.14-11201.23" */
  wire [2:0] _GEN_1407;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11202.14-11202.23" */
  wire [1:0] _GEN_1408;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11203.14-11203.23" */
  wire [2:0] _GEN_1409;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9907.14-9907.22" */
  wire [1:0] _GEN_141;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11204.14-11204.23" */
  wire [1:0] _GEN_1410;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11205.14-11205.23" */
  wire [2:0] _GEN_1411;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11206.14-11206.23" */
  wire [1:0] _GEN_1412;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11207.14-11207.23" */
  wire [2:0] _GEN_1413;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11208.14-11208.23" */
  wire [1:0] _GEN_1414;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11209.14-11209.23" */
  wire [2:0] _GEN_1415;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11210.14-11210.23" */
  wire [1:0] _GEN_1416;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11211.14-11211.23" */
  wire [2:0] _GEN_1417;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11212.14-11212.23" */
  wire [1:0] _GEN_1418;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11213.14-11213.23" */
  wire [2:0] _GEN_1419;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9908.14-9908.22" */
  wire [1:0] _GEN_142;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11214.14-11214.23" */
  wire [1:0] _GEN_1420;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11215.14-11215.23" */
  wire [2:0] _GEN_1421;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11216.14-11216.23" */
  wire [1:0] _GEN_1422;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11217.14-11217.23" */
  wire [2:0] _GEN_1423;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11218.14-11218.23" */
  wire [1:0] _GEN_1424;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11219.14-11219.23" */
  wire [2:0] _GEN_1425;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11220.14-11220.23" */
  wire [1:0] _GEN_1426;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11221.9-11221.18" */
  wire _GEN_1427;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11222.9-11222.18" */
  wire _GEN_1428;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11223.9-11223.18" */
  wire _GEN_1429;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9909.14-9909.22" */
  wire [2:0] _GEN_143;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11224.9-11224.18" */
  wire _GEN_1430;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11225.9-11225.18" */
  wire _GEN_1431;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11226.9-11226.18" */
  wire _GEN_1432;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11227.9-11227.18" */
  wire _GEN_1433;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11228.9-11228.18" */
  wire _GEN_1434;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11229.9-11229.18" */
  wire _GEN_1435;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11230.14-11230.23" */
  wire [2:0] _GEN_1436;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11231.14-11231.23" */
  wire [1:0] _GEN_1437;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11232.14-11232.23" */
  wire [1:0] _GEN_1438;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11233.14-11233.23" */
  wire [1:0] _GEN_1439;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9910.14-9910.22" */
  wire [1:0] _GEN_144;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11235.14-11235.23" */
  wire [1:0] _GEN_1440;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11236.14-11236.23" */
  wire [1:0] _GEN_1441;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11237.14-11237.23" */
  wire [1:0] _GEN_1442;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11238.14-11238.23" */
  wire [1:0] _GEN_1443;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11239.14-11239.23" */
  wire [1:0] _GEN_1444;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11240.14-11240.23" */
  wire [1:0] _GEN_1445;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11241.14-11241.23" */
  wire [1:0] _GEN_1446;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11242.14-11242.23" */
  wire [1:0] _GEN_1447;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11243.14-11243.23" */
  wire [2:0] _GEN_1448;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11244.14-11244.23" */
  wire [1:0] _GEN_1449;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9911.14-9911.22" */
  wire [2:0] _GEN_145;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11245.14-11245.23" */
  wire [2:0] _GEN_1450;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11246.14-11246.23" */
  wire [1:0] _GEN_1451;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11247.14-11247.23" */
  wire [2:0] _GEN_1452;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11248.14-11248.23" */
  wire [1:0] _GEN_1453;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11249.14-11249.23" */
  wire [2:0] _GEN_1454;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11250.14-11250.23" */
  wire [1:0] _GEN_1455;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11251.14-11251.23" */
  wire [2:0] _GEN_1456;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11252.14-11252.23" */
  wire [1:0] _GEN_1457;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11253.14-11253.23" */
  wire [2:0] _GEN_1458;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11254.14-11254.23" */
  wire [1:0] _GEN_1459;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9912.14-9912.22" */
  wire [1:0] _GEN_146;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11255.14-11255.23" */
  wire [2:0] _GEN_1460;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11256.14-11256.23" */
  wire [1:0] _GEN_1461;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11257.14-11257.23" */
  wire [2:0] _GEN_1462;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11258.14-11258.23" */
  wire [1:0] _GEN_1463;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11259.14-11259.23" */
  wire [2:0] _GEN_1464;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11260.14-11260.23" */
  wire [1:0] _GEN_1465;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11261.14-11261.23" */
  wire [2:0] _GEN_1466;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11262.14-11262.23" */
  wire [1:0] _GEN_1467;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11263.14-11263.23" */
  wire [2:0] _GEN_1468;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11264.14-11264.23" */
  wire [1:0] _GEN_1469;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9913.14-9913.22" */
  wire [2:0] _GEN_147;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11265.14-11265.23" */
  wire [2:0] _GEN_1470;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11266.14-11266.23" */
  wire [1:0] _GEN_1471;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11267.9-11267.18" */
  wire _GEN_1472;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11268.9-11268.18" */
  wire _GEN_1473;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11269.9-11269.18" */
  wire _GEN_1474;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11270.9-11270.18" */
  wire _GEN_1475;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11271.9-11271.18" */
  wire _GEN_1476;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11272.9-11272.18" */
  wire _GEN_1477;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11273.9-11273.18" */
  wire _GEN_1478;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11274.9-11274.18" */
  wire _GEN_1479;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9914.14-9914.22" */
  wire [1:0] _GEN_148;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11275.9-11275.18" */
  wire _GEN_1480;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11276.14-11276.23" */
  wire [2:0] _GEN_1481;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11277.14-11277.23" */
  wire [1:0] _GEN_1482;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11278.14-11278.23" */
  wire [1:0] _GEN_1483;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11279.14-11279.23" */
  wire [1:0] _GEN_1484;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11281.14-11281.23" */
  wire [1:0] _GEN_1485;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11282.14-11282.23" */
  wire [1:0] _GEN_1486;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11283.14-11283.23" */
  wire [1:0] _GEN_1487;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11284.14-11284.23" */
  wire [1:0] _GEN_1488;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11285.14-11285.23" */
  wire [1:0] _GEN_1489;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9915.14-9915.22" */
  wire [2:0] _GEN_149;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11286.14-11286.23" */
  wire [1:0] _GEN_1490;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11287.14-11287.23" */
  wire [1:0] _GEN_1491;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11288.14-11288.23" */
  wire [1:0] _GEN_1492;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11289.14-11289.23" */
  wire [2:0] _GEN_1493;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11290.14-11290.23" */
  wire [1:0] _GEN_1494;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11291.14-11291.23" */
  wire [2:0] _GEN_1495;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11292.14-11292.23" */
  wire [1:0] _GEN_1496;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11293.14-11293.23" */
  wire [2:0] _GEN_1497;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11294.14-11294.23" */
  wire [1:0] _GEN_1498;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11295.14-11295.23" */
  wire [2:0] _GEN_1499;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9778.14-9778.21" */
  wire [1:0] _GEN_15;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9916.14-9916.22" */
  wire [1:0] _GEN_150;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11296.14-11296.23" */
  wire [1:0] _GEN_1500;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11297.14-11297.23" */
  wire [2:0] _GEN_1501;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11298.14-11298.23" */
  wire [1:0] _GEN_1502;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11299.14-11299.23" */
  wire [2:0] _GEN_1503;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11300.14-11300.23" */
  wire [1:0] _GEN_1504;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11301.14-11301.23" */
  wire [2:0] _GEN_1505;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11302.14-11302.23" */
  wire [1:0] _GEN_1506;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11303.14-11303.23" */
  wire [2:0] _GEN_1507;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11304.14-11304.23" */
  wire [1:0] _GEN_1508;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11305.14-11305.23" */
  wire [2:0] _GEN_1509;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9917.14-9917.22" */
  wire [2:0] _GEN_151;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11306.14-11306.23" */
  wire [1:0] _GEN_1510;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11307.14-11307.23" */
  wire [2:0] _GEN_1511;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11308.14-11308.23" */
  wire [1:0] _GEN_1512;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11309.14-11309.23" */
  wire [2:0] _GEN_1513;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11310.14-11310.23" */
  wire [1:0] _GEN_1514;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11311.14-11311.23" */
  wire [2:0] _GEN_1515;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11312.14-11312.23" */
  wire [1:0] _GEN_1516;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11313.9-11313.18" */
  wire _GEN_1517;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11314.9-11314.18" */
  wire _GEN_1518;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11315.9-11315.18" */
  wire _GEN_1519;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9918.14-9918.22" */
  wire [1:0] _GEN_152;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11316.9-11316.18" */
  wire _GEN_1520;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11317.9-11317.18" */
  wire _GEN_1521;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11318.9-11318.18" */
  wire _GEN_1522;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11319.9-11319.18" */
  wire _GEN_1523;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11320.9-11320.18" */
  wire _GEN_1524;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11321.9-11321.18" */
  wire _GEN_1525;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11322.14-11322.23" */
  wire [2:0] _GEN_1526;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11323.14-11323.23" */
  wire [1:0] _GEN_1527;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11324.14-11324.23" */
  wire [1:0] _GEN_1528;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11325.14-11325.23" */
  wire [1:0] _GEN_1529;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9919.14-9919.22" */
  wire [2:0] _GEN_153;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11327.14-11327.23" */
  wire [1:0] _GEN_1530;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11328.14-11328.23" */
  wire [1:0] _GEN_1531;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11329.14-11329.23" */
  wire [1:0] _GEN_1532;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11330.14-11330.23" */
  wire [1:0] _GEN_1533;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11331.14-11331.23" */
  wire [1:0] _GEN_1534;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11332.14-11332.23" */
  wire [1:0] _GEN_1535;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11333.14-11333.23" */
  wire [1:0] _GEN_1536;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11334.14-11334.23" */
  wire [1:0] _GEN_1537;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11335.14-11335.23" */
  wire [2:0] _GEN_1538;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11336.14-11336.23" */
  wire [1:0] _GEN_1539;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9920.14-9920.22" */
  wire [1:0] _GEN_154;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11337.14-11337.23" */
  wire [2:0] _GEN_1540;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11338.14-11338.23" */
  wire [1:0] _GEN_1541;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11339.14-11339.23" */
  wire [2:0] _GEN_1542;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11340.14-11340.23" */
  wire [1:0] _GEN_1543;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11341.14-11341.23" */
  wire [2:0] _GEN_1544;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11342.14-11342.23" */
  wire [1:0] _GEN_1545;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11343.14-11343.23" */
  wire [2:0] _GEN_1546;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11344.14-11344.23" */
  wire [1:0] _GEN_1547;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11345.14-11345.23" */
  wire [2:0] _GEN_1548;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11346.14-11346.23" */
  wire [1:0] _GEN_1549;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9921.14-9921.22" */
  wire [2:0] _GEN_155;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11347.14-11347.23" */
  wire [2:0] _GEN_1550;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11348.14-11348.23" */
  wire [1:0] _GEN_1551;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11349.14-11349.23" */
  wire [2:0] _GEN_1552;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11350.14-11350.23" */
  wire [1:0] _GEN_1553;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11351.14-11351.23" */
  wire [2:0] _GEN_1554;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11352.14-11352.23" */
  wire [1:0] _GEN_1555;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11353.14-11353.23" */
  wire [2:0] _GEN_1556;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11354.14-11354.23" */
  wire [1:0] _GEN_1557;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11355.14-11355.23" */
  wire [2:0] _GEN_1558;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11356.14-11356.23" */
  wire [1:0] _GEN_1559;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9922.14-9922.22" */
  wire [1:0] _GEN_156;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11357.14-11357.23" */
  wire [2:0] _GEN_1560;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11358.14-11358.23" */
  wire [1:0] _GEN_1561;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11359.9-11359.18" */
  wire _GEN_1562;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11360.9-11360.18" */
  wire _GEN_1563;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11361.9-11361.18" */
  wire _GEN_1564;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11362.9-11362.18" */
  wire _GEN_1565;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11363.9-11363.18" */
  wire _GEN_1566;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11364.9-11364.18" */
  wire _GEN_1567;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11365.9-11365.18" */
  wire _GEN_1568;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11366.9-11366.18" */
  wire _GEN_1569;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9923.14-9923.22" */
  wire [2:0] _GEN_157;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11367.9-11367.18" */
  wire _GEN_1570;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11368.14-11368.23" */
  wire [2:0] _GEN_1571;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11369.14-11369.23" */
  wire [1:0] _GEN_1572;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11370.14-11370.23" */
  wire [1:0] _GEN_1573;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11371.14-11371.23" */
  wire [1:0] _GEN_1574;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11373.14-11373.23" */
  wire [1:0] _GEN_1575;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11374.14-11374.23" */
  wire [1:0] _GEN_1576;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11375.14-11375.23" */
  wire [1:0] _GEN_1577;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11376.14-11376.23" */
  wire [1:0] _GEN_1578;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11377.14-11377.23" */
  wire [1:0] _GEN_1579;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9924.14-9924.22" */
  wire [1:0] _GEN_158;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11378.14-11378.23" */
  wire [1:0] _GEN_1580;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11379.14-11379.23" */
  wire [1:0] _GEN_1581;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11380.14-11380.23" */
  wire [1:0] _GEN_1582;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11381.14-11381.23" */
  wire [2:0] _GEN_1583;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11382.14-11382.23" */
  wire [1:0] _GEN_1584;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11383.14-11383.23" */
  wire [2:0] _GEN_1585;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11384.14-11384.23" */
  wire [1:0] _GEN_1586;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11385.14-11385.23" */
  wire [2:0] _GEN_1587;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11386.14-11386.23" */
  wire [1:0] _GEN_1588;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11387.14-11387.23" */
  wire [2:0] _GEN_1589;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9925.14-9925.22" */
  wire [2:0] _GEN_159;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11388.14-11388.23" */
  wire [1:0] _GEN_1590;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11389.14-11389.23" */
  wire [2:0] _GEN_1591;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11390.14-11390.23" */
  wire [1:0] _GEN_1592;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11391.14-11391.23" */
  wire [2:0] _GEN_1593;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11392.14-11392.23" */
  wire [1:0] _GEN_1594;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11393.14-11393.23" */
  wire [2:0] _GEN_1595;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11394.14-11394.23" */
  wire [1:0] _GEN_1596;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11395.14-11395.23" */
  wire [2:0] _GEN_1597;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11396.14-11396.23" */
  wire [1:0] _GEN_1598;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11397.14-11397.23" */
  wire [2:0] _GEN_1599;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9779.14-9779.21" */
  wire [2:0] _GEN_16;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9926.14-9926.22" */
  wire [1:0] _GEN_160;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11398.14-11398.23" */
  wire [1:0] _GEN_1600;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11399.14-11399.23" */
  wire [2:0] _GEN_1601;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11400.14-11400.23" */
  wire [1:0] _GEN_1602;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11401.14-11401.23" */
  wire [2:0] _GEN_1603;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11402.14-11402.23" */
  wire [1:0] _GEN_1604;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11403.14-11403.23" */
  wire [2:0] _GEN_1605;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11404.14-11404.23" */
  wire [1:0] _GEN_1606;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11405.9-11405.18" */
  wire _GEN_1607;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11406.9-11406.18" */
  wire _GEN_1608;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11407.9-11407.18" */
  wire _GEN_1609;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9927.14-9927.22" */
  wire [2:0] _GEN_161;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11408.9-11408.18" */
  wire _GEN_1610;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11409.9-11409.18" */
  wire _GEN_1611;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11410.9-11410.18" */
  wire _GEN_1612;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11411.9-11411.18" */
  wire _GEN_1613;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11412.9-11412.18" */
  wire _GEN_1614;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11413.9-11413.18" */
  wire _GEN_1615;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11414.14-11414.23" */
  wire [2:0] _GEN_1616;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11415.14-11415.23" */
  wire [1:0] _GEN_1617;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11416.14-11416.23" */
  wire [1:0] _GEN_1618;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11417.14-11417.23" */
  wire [1:0] _GEN_1619;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9928.14-9928.22" */
  wire [1:0] _GEN_162;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11419.14-11419.23" */
  wire [1:0] _GEN_1620;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11420.14-11420.23" */
  wire [1:0] _GEN_1621;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11421.14-11421.23" */
  wire [1:0] _GEN_1622;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11422.14-11422.23" */
  wire [1:0] _GEN_1623;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11423.14-11423.23" */
  wire [1:0] _GEN_1624;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11424.14-11424.23" */
  wire [1:0] _GEN_1625;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11425.14-11425.23" */
  wire [1:0] _GEN_1626;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11426.14-11426.23" */
  wire [1:0] _GEN_1627;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11427.14-11427.23" */
  wire [2:0] _GEN_1628;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11428.14-11428.23" */
  wire [1:0] _GEN_1629;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9929.14-9929.22" */
  wire [2:0] _GEN_163;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11429.14-11429.23" */
  wire [2:0] _GEN_1630;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11430.14-11430.23" */
  wire [1:0] _GEN_1631;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11431.14-11431.23" */
  wire [2:0] _GEN_1632;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11432.14-11432.23" */
  wire [1:0] _GEN_1633;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11433.14-11433.23" */
  wire [2:0] _GEN_1634;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11434.14-11434.23" */
  wire [1:0] _GEN_1635;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11435.14-11435.23" */
  wire [2:0] _GEN_1636;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11436.14-11436.23" */
  wire [1:0] _GEN_1637;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11437.14-11437.23" */
  wire [2:0] _GEN_1638;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11438.14-11438.23" */
  wire [1:0] _GEN_1639;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9930.14-9930.22" */
  wire [1:0] _GEN_164;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11439.14-11439.23" */
  wire [2:0] _GEN_1640;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11440.14-11440.23" */
  wire [1:0] _GEN_1641;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11441.14-11441.23" */
  wire [2:0] _GEN_1642;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11442.14-11442.23" */
  wire [1:0] _GEN_1643;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11443.14-11443.23" */
  wire [2:0] _GEN_1644;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11444.14-11444.23" */
  wire [1:0] _GEN_1645;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11445.14-11445.23" */
  wire [2:0] _GEN_1646;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11446.14-11446.23" */
  wire [1:0] _GEN_1647;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11447.14-11447.23" */
  wire [2:0] _GEN_1648;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11448.14-11448.23" */
  wire [1:0] _GEN_1649;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9931.14-9931.22" */
  wire [2:0] _GEN_165;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11449.14-11449.23" */
  wire [2:0] _GEN_1650;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11450.14-11450.23" */
  wire [1:0] _GEN_1651;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11451.9-11451.18" */
  wire _GEN_1652;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11452.9-11452.18" */
  wire _GEN_1653;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11453.9-11453.18" */
  wire _GEN_1654;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11454.9-11454.18" */
  wire _GEN_1655;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11455.9-11455.18" */
  wire _GEN_1656;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11456.9-11456.18" */
  wire _GEN_1657;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11457.9-11457.18" */
  wire _GEN_1658;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11458.9-11458.18" */
  wire _GEN_1659;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9932.14-9932.22" */
  wire [1:0] _GEN_166;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11459.9-11459.18" */
  wire _GEN_1660;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11460.14-11460.23" */
  wire [2:0] _GEN_1661;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11461.14-11461.23" */
  wire [1:0] _GEN_1662;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11462.14-11462.23" */
  wire [1:0] _GEN_1663;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11463.14-11463.23" */
  wire [1:0] _GEN_1664;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9933.9-9933.17" */
  wire _GEN_167;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9934.9-9934.17" */
  wire _GEN_168;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9935.9-9935.17" */
  wire _GEN_169;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9780.14-9780.21" */
  wire [1:0] _GEN_17;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9936.9-9936.17" */
  wire _GEN_170;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9937.9-9937.17" */
  wire _GEN_171;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9938.9-9938.17" */
  wire _GEN_172;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9939.9-9939.17" */
  wire _GEN_173;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9940.9-9940.17" */
  wire _GEN_174;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9941.9-9941.17" */
  wire _GEN_175;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9942.14-9942.22" */
  wire [2:0] _GEN_176;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9943.14-9943.22" */
  wire [1:0] _GEN_177;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9944.14-9944.22" */
  wire [1:0] _GEN_178;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9945.14-9945.22" */
  wire [1:0] _GEN_179;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9781.14-9781.21" */
  wire [2:0] _GEN_18;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9947.14-9947.22" */
  wire [1:0] _GEN_180;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9948.14-9948.22" */
  wire [1:0] _GEN_181;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9949.14-9949.22" */
  wire [1:0] _GEN_182;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9950.14-9950.22" */
  wire [1:0] _GEN_183;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9951.14-9951.22" */
  wire [1:0] _GEN_184;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9952.14-9952.22" */
  wire [1:0] _GEN_185;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9953.14-9953.22" */
  wire [1:0] _GEN_186;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9954.14-9954.22" */
  wire [1:0] _GEN_187;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9955.14-9955.22" */
  wire [2:0] _GEN_188;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9956.14-9956.22" */
  wire [1:0] _GEN_189;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9782.14-9782.21" */
  wire [1:0] _GEN_19;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9957.14-9957.22" */
  wire [2:0] _GEN_190;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9958.14-9958.22" */
  wire [1:0] _GEN_191;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9959.14-9959.22" */
  wire [2:0] _GEN_192;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9960.14-9960.22" */
  wire [1:0] _GEN_193;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9961.14-9961.22" */
  wire [2:0] _GEN_194;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9962.14-9962.22" */
  wire [1:0] _GEN_195;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9963.14-9963.22" */
  wire [2:0] _GEN_196;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9964.14-9964.22" */
  wire [1:0] _GEN_197;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9965.14-9965.22" */
  wire [2:0] _GEN_198;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9966.14-9966.22" */
  wire [1:0] _GEN_199;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9765.14-9765.20" */
  wire [1:0] _GEN_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9783.14-9783.21" */
  wire [2:0] _GEN_20;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9967.14-9967.22" */
  wire [2:0] _GEN_200;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9968.14-9968.22" */
  wire [1:0] _GEN_201;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9969.14-9969.22" */
  wire [2:0] _GEN_202;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9970.14-9970.22" */
  wire [1:0] _GEN_203;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9971.14-9971.22" */
  wire [2:0] _GEN_204;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9972.14-9972.22" */
  wire [1:0] _GEN_205;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9973.14-9973.22" */
  wire [2:0] _GEN_206;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9974.14-9974.22" */
  wire [1:0] _GEN_207;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9975.14-9975.22" */
  wire [2:0] _GEN_208;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9976.14-9976.22" */
  wire [1:0] _GEN_209;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9784.14-9784.21" */
  wire [1:0] _GEN_21;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9977.14-9977.22" */
  wire [2:0] _GEN_210;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9978.14-9978.22" */
  wire [1:0] _GEN_211;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9979.9-9979.17" */
  wire _GEN_212;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9980.9-9980.17" */
  wire _GEN_213;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9981.9-9981.17" */
  wire _GEN_214;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9982.9-9982.17" */
  wire _GEN_215;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9983.9-9983.17" */
  wire _GEN_216;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9984.9-9984.17" */
  wire _GEN_217;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9985.9-9985.17" */
  wire _GEN_218;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9986.9-9986.17" */
  wire _GEN_219;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9785.14-9785.21" */
  wire [2:0] _GEN_22;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9987.9-9987.17" */
  wire _GEN_220;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9988.14-9988.22" */
  wire [2:0] _GEN_221;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9989.14-9989.22" */
  wire [1:0] _GEN_222;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9990.14-9990.22" */
  wire [1:0] _GEN_223;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9991.14-9991.22" */
  wire [1:0] _GEN_224;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9993.14-9993.22" */
  wire [1:0] _GEN_225;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9994.14-9994.22" */
  wire [1:0] _GEN_226;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9995.14-9995.22" */
  wire [1:0] _GEN_227;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9996.14-9996.22" */
  wire [1:0] _GEN_228;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9997.14-9997.22" */
  wire [1:0] _GEN_229;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9786.14-9786.21" */
  wire [1:0] _GEN_23;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9998.14-9998.22" */
  wire [1:0] _GEN_230;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9999.14-9999.22" */
  wire [1:0] _GEN_231;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10000.14-10000.22" */
  wire [1:0] _GEN_232;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10001.14-10001.22" */
  wire [2:0] _GEN_233;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10002.14-10002.22" */
  wire [1:0] _GEN_234;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10003.14-10003.22" */
  wire [2:0] _GEN_235;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10004.14-10004.22" */
  wire [1:0] _GEN_236;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10005.14-10005.22" */
  wire [2:0] _GEN_237;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10006.14-10006.22" */
  wire [1:0] _GEN_238;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10007.14-10007.22" */
  wire [2:0] _GEN_239;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9787.14-9787.21" */
  wire [2:0] _GEN_24;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10008.14-10008.22" */
  wire [1:0] _GEN_240;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10009.14-10009.22" */
  wire [2:0] _GEN_241;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10010.14-10010.22" */
  wire [1:0] _GEN_242;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10011.14-10011.22" */
  wire [2:0] _GEN_243;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10012.14-10012.22" */
  wire [1:0] _GEN_244;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10013.14-10013.22" */
  wire [2:0] _GEN_245;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10014.14-10014.22" */
  wire [1:0] _GEN_246;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10015.14-10015.22" */
  wire [2:0] _GEN_247;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10016.14-10016.22" */
  wire [1:0] _GEN_248;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10017.14-10017.22" */
  wire [2:0] _GEN_249;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9788.14-9788.21" */
  wire [1:0] _GEN_25;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10018.14-10018.22" */
  wire [1:0] _GEN_250;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10019.14-10019.22" */
  wire [2:0] _GEN_251;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10020.14-10020.22" */
  wire [1:0] _GEN_252;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10021.14-10021.22" */
  wire [2:0] _GEN_253;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10022.14-10022.22" */
  wire [1:0] _GEN_254;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10023.14-10023.22" */
  wire [2:0] _GEN_255;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10024.14-10024.22" */
  wire [1:0] _GEN_256;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10025.9-10025.17" */
  wire _GEN_257;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10026.9-10026.17" */
  wire _GEN_258;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10027.9-10027.17" */
  wire _GEN_259;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9789.14-9789.21" */
  wire [2:0] _GEN_26;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10028.9-10028.17" */
  wire _GEN_260;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10029.9-10029.17" */
  wire _GEN_261;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10030.9-10030.17" */
  wire _GEN_262;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10031.9-10031.17" */
  wire _GEN_263;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10032.9-10032.17" */
  wire _GEN_264;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10033.9-10033.17" */
  wire _GEN_265;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10034.14-10034.22" */
  wire [2:0] _GEN_266;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10035.14-10035.22" */
  wire [1:0] _GEN_267;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10036.14-10036.22" */
  wire [1:0] _GEN_268;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10037.14-10037.22" */
  wire [1:0] _GEN_269;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9790.14-9790.21" */
  wire [1:0] _GEN_27;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10039.14-10039.22" */
  wire [1:0] _GEN_270;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10040.14-10040.22" */
  wire [1:0] _GEN_271;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10041.14-10041.22" */
  wire [1:0] _GEN_272;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10042.14-10042.22" */
  wire [1:0] _GEN_273;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10043.14-10043.22" */
  wire [1:0] _GEN_274;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10044.14-10044.22" */
  wire [1:0] _GEN_275;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10045.14-10045.22" */
  wire [1:0] _GEN_276;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10046.14-10046.22" */
  wire [1:0] _GEN_277;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10047.14-10047.22" */
  wire [2:0] _GEN_278;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10048.14-10048.22" */
  wire [1:0] _GEN_279;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9791.14-9791.21" */
  wire [2:0] _GEN_28;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10049.14-10049.22" */
  wire [2:0] _GEN_280;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10050.14-10050.22" */
  wire [1:0] _GEN_281;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10051.14-10051.22" */
  wire [2:0] _GEN_282;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10052.14-10052.22" */
  wire [1:0] _GEN_283;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10053.14-10053.22" */
  wire [2:0] _GEN_284;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10054.14-10054.22" */
  wire [1:0] _GEN_285;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10055.14-10055.22" */
  wire [2:0] _GEN_286;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10056.14-10056.22" */
  wire [1:0] _GEN_287;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10057.14-10057.22" */
  wire [2:0] _GEN_288;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10058.14-10058.22" */
  wire [1:0] _GEN_289;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9792.14-9792.21" */
  wire [1:0] _GEN_29;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10059.14-10059.22" */
  wire [2:0] _GEN_290;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10060.14-10060.22" */
  wire [1:0] _GEN_291;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10061.14-10061.22" */
  wire [2:0] _GEN_292;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10062.14-10062.22" */
  wire [1:0] _GEN_293;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10063.14-10063.22" */
  wire [2:0] _GEN_294;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10064.14-10064.22" */
  wire [1:0] _GEN_295;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10065.14-10065.22" */
  wire [2:0] _GEN_296;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10066.14-10066.22" */
  wire [1:0] _GEN_297;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10067.14-10067.22" */
  wire [2:0] _GEN_298;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10068.14-10068.22" */
  wire [1:0] _GEN_299;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9766.14-9766.20" */
  wire [1:0] _GEN_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9793.14-9793.21" */
  wire [2:0] _GEN_30;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10069.14-10069.22" */
  wire [2:0] _GEN_300;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10070.14-10070.22" */
  wire [1:0] _GEN_301;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10071.9-10071.17" */
  wire _GEN_302;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10072.9-10072.17" */
  wire _GEN_303;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10073.9-10073.17" */
  wire _GEN_304;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10074.9-10074.17" */
  wire _GEN_305;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10075.9-10075.17" */
  wire _GEN_306;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10076.9-10076.17" */
  wire _GEN_307;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10077.9-10077.17" */
  wire _GEN_308;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10078.9-10078.17" */
  wire _GEN_309;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9794.14-9794.21" */
  wire [1:0] _GEN_31;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10079.9-10079.17" */
  wire _GEN_310;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10080.14-10080.22" */
  wire [2:0] _GEN_311;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10081.14-10081.22" */
  wire [1:0] _GEN_312;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10082.14-10082.22" */
  wire [1:0] _GEN_313;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10083.14-10083.22" */
  wire [1:0] _GEN_314;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10085.14-10085.22" */
  wire [1:0] _GEN_315;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10086.14-10086.22" */
  wire [1:0] _GEN_316;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10087.14-10087.22" */
  wire [1:0] _GEN_317;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10088.14-10088.22" */
  wire [1:0] _GEN_318;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10089.14-10089.22" */
  wire [1:0] _GEN_319;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9795.9-9795.16" */
  wire _GEN_32;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10090.14-10090.22" */
  wire [1:0] _GEN_320;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10091.14-10091.22" */
  wire [1:0] _GEN_321;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10092.14-10092.22" */
  wire [1:0] _GEN_322;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10093.14-10093.22" */
  wire [2:0] _GEN_323;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10094.14-10094.22" */
  wire [1:0] _GEN_324;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10095.14-10095.22" */
  wire [2:0] _GEN_325;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10096.14-10096.22" */
  wire [1:0] _GEN_326;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10097.14-10097.22" */
  wire [2:0] _GEN_327;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10098.14-10098.22" */
  wire [1:0] _GEN_328;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10099.14-10099.22" */
  wire [2:0] _GEN_329;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9796.9-9796.16" */
  wire _GEN_33;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10100.14-10100.22" */
  wire [1:0] _GEN_330;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10101.14-10101.22" */
  wire [2:0] _GEN_331;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10102.14-10102.22" */
  wire [1:0] _GEN_332;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10103.14-10103.22" */
  wire [2:0] _GEN_333;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10104.14-10104.22" */
  wire [1:0] _GEN_334;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10105.14-10105.22" */
  wire [2:0] _GEN_335;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10106.14-10106.22" */
  wire [1:0] _GEN_336;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10107.14-10107.22" */
  wire [2:0] _GEN_337;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10108.14-10108.22" */
  wire [1:0] _GEN_338;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10109.14-10109.22" */
  wire [2:0] _GEN_339;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9797.9-9797.16" */
  wire _GEN_34;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10110.14-10110.22" */
  wire [1:0] _GEN_340;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10111.14-10111.22" */
  wire [2:0] _GEN_341;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10112.14-10112.22" */
  wire [1:0] _GEN_342;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10113.14-10113.22" */
  wire [2:0] _GEN_343;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10114.14-10114.22" */
  wire [1:0] _GEN_344;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10115.14-10115.22" */
  wire [2:0] _GEN_345;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10116.14-10116.22" */
  wire [1:0] _GEN_346;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10117.9-10117.17" */
  wire _GEN_347;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10118.9-10118.17" */
  wire _GEN_348;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10119.9-10119.17" */
  wire _GEN_349;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9798.9-9798.16" */
  wire _GEN_35;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10120.9-10120.17" */
  wire _GEN_350;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10121.9-10121.17" */
  wire _GEN_351;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10122.9-10122.17" */
  wire _GEN_352;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10123.9-10123.17" */
  wire _GEN_353;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10124.9-10124.17" */
  wire _GEN_354;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10125.9-10125.17" */
  wire _GEN_355;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10126.14-10126.22" */
  wire [2:0] _GEN_356;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10127.14-10127.22" */
  wire [1:0] _GEN_357;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10128.14-10128.22" */
  wire [1:0] _GEN_358;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10129.14-10129.22" */
  wire [1:0] _GEN_359;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9799.9-9799.16" */
  wire _GEN_36;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10131.14-10131.22" */
  wire [1:0] _GEN_360;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10132.14-10132.22" */
  wire [1:0] _GEN_361;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10133.14-10133.22" */
  wire [1:0] _GEN_362;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10134.14-10134.22" */
  wire [1:0] _GEN_363;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10135.14-10135.22" */
  wire [1:0] _GEN_364;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10136.14-10136.22" */
  wire [1:0] _GEN_365;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10137.14-10137.22" */
  wire [1:0] _GEN_366;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10138.14-10138.22" */
  wire [1:0] _GEN_367;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10139.14-10139.22" */
  wire [2:0] _GEN_368;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10140.14-10140.22" */
  wire [1:0] _GEN_369;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9800.9-9800.16" */
  wire _GEN_37;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10141.14-10141.22" */
  wire [2:0] _GEN_370;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10142.14-10142.22" */
  wire [1:0] _GEN_371;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10143.14-10143.22" */
  wire [2:0] _GEN_372;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10144.14-10144.22" */
  wire [1:0] _GEN_373;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10145.14-10145.22" */
  wire [2:0] _GEN_374;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10146.14-10146.22" */
  wire [1:0] _GEN_375;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10147.14-10147.22" */
  wire [2:0] _GEN_376;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10148.14-10148.22" */
  wire [1:0] _GEN_377;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10149.14-10149.22" */
  wire [2:0] _GEN_378;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10150.14-10150.22" */
  wire [1:0] _GEN_379;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9801.9-9801.16" */
  wire _GEN_38;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10151.14-10151.22" */
  wire [2:0] _GEN_380;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10152.14-10152.22" */
  wire [1:0] _GEN_381;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10153.14-10153.22" */
  wire [2:0] _GEN_382;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10154.14-10154.22" */
  wire [1:0] _GEN_383;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10155.14-10155.22" */
  wire [2:0] _GEN_384;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10156.14-10156.22" */
  wire [1:0] _GEN_385;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10157.14-10157.22" */
  wire [2:0] _GEN_386;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10158.14-10158.22" */
  wire [1:0] _GEN_387;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10159.14-10159.22" */
  wire [2:0] _GEN_388;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10160.14-10160.22" */
  wire [1:0] _GEN_389;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9802.9-9802.16" */
  wire _GEN_39;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10161.14-10161.22" */
  wire [2:0] _GEN_390;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10162.14-10162.22" */
  wire [1:0] _GEN_391;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10163.9-10163.17" */
  wire _GEN_392;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10164.9-10164.17" */
  wire _GEN_393;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10165.9-10165.17" */
  wire _GEN_394;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10166.9-10166.17" */
  wire _GEN_395;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10167.9-10167.17" */
  wire _GEN_396;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10168.9-10168.17" */
  wire _GEN_397;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10169.9-10169.17" */
  wire _GEN_398;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10170.9-10170.17" */
  wire _GEN_399;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9767.14-9767.20" */
  wire [1:0] _GEN_4;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9803.9-9803.16" */
  wire _GEN_40;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10171.9-10171.17" */
  wire _GEN_400;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10172.14-10172.22" */
  wire [2:0] _GEN_401;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10173.14-10173.22" */
  wire [1:0] _GEN_402;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10174.14-10174.22" */
  wire [1:0] _GEN_403;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10175.14-10175.22" */
  wire [1:0] _GEN_404;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10177.14-10177.22" */
  wire [1:0] _GEN_405;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10178.14-10178.22" */
  wire [1:0] _GEN_406;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10179.14-10179.22" */
  wire [1:0] _GEN_407;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10180.14-10180.22" */
  wire [1:0] _GEN_408;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10181.14-10181.22" */
  wire [1:0] _GEN_409;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9804.14-9804.21" */
  wire [2:0] _GEN_41;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10182.14-10182.22" */
  wire [1:0] _GEN_410;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10183.14-10183.22" */
  wire [1:0] _GEN_411;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10184.14-10184.22" */
  wire [1:0] _GEN_412;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10185.14-10185.22" */
  wire [2:0] _GEN_413;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10186.14-10186.22" */
  wire [1:0] _GEN_414;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10187.14-10187.22" */
  wire [2:0] _GEN_415;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10188.14-10188.22" */
  wire [1:0] _GEN_416;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10189.14-10189.22" */
  wire [2:0] _GEN_417;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10190.14-10190.22" */
  wire [1:0] _GEN_418;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10191.14-10191.22" */
  wire [2:0] _GEN_419;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9805.14-9805.21" */
  wire [1:0] _GEN_42;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10192.14-10192.22" */
  wire [1:0] _GEN_420;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10193.14-10193.22" */
  wire [2:0] _GEN_421;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10194.14-10194.22" */
  wire [1:0] _GEN_422;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10195.14-10195.22" */
  wire [2:0] _GEN_423;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10196.14-10196.22" */
  wire [1:0] _GEN_424;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10197.14-10197.22" */
  wire [2:0] _GEN_425;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10198.14-10198.22" */
  wire [1:0] _GEN_426;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10199.14-10199.22" */
  wire [2:0] _GEN_427;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10200.14-10200.22" */
  wire [1:0] _GEN_428;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10201.14-10201.22" */
  wire [2:0] _GEN_429;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9806.14-9806.21" */
  wire [1:0] _GEN_43;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10202.14-10202.22" */
  wire [1:0] _GEN_430;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10203.14-10203.22" */
  wire [2:0] _GEN_431;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10204.14-10204.22" */
  wire [1:0] _GEN_432;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10205.14-10205.22" */
  wire [2:0] _GEN_433;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10206.14-10206.22" */
  wire [1:0] _GEN_434;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10207.14-10207.22" */
  wire [2:0] _GEN_435;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10208.14-10208.22" */
  wire [1:0] _GEN_436;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10209.9-10209.17" */
  wire _GEN_437;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10210.9-10210.17" */
  wire _GEN_438;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10211.9-10211.17" */
  wire _GEN_439;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9807.14-9807.21" */
  wire [1:0] _GEN_44;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10212.9-10212.17" */
  wire _GEN_440;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10213.9-10213.17" */
  wire _GEN_441;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10214.9-10214.17" */
  wire _GEN_442;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10215.9-10215.17" */
  wire _GEN_443;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10216.9-10216.17" */
  wire _GEN_444;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10217.9-10217.17" */
  wire _GEN_445;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10218.14-10218.22" */
  wire [2:0] _GEN_446;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10219.14-10219.22" */
  wire [1:0] _GEN_447;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10220.14-10220.22" */
  wire [1:0] _GEN_448;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10221.14-10221.22" */
  wire [1:0] _GEN_449;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9809.14-9809.21" */
  wire [1:0] _GEN_45;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10223.14-10223.22" */
  wire [1:0] _GEN_450;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10224.14-10224.22" */
  wire [1:0] _GEN_451;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10225.14-10225.22" */
  wire [1:0] _GEN_452;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10226.14-10226.22" */
  wire [1:0] _GEN_453;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10227.14-10227.22" */
  wire [1:0] _GEN_454;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10228.14-10228.22" */
  wire [1:0] _GEN_455;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10229.14-10229.22" */
  wire [1:0] _GEN_456;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10230.14-10230.22" */
  wire [1:0] _GEN_457;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10231.14-10231.22" */
  wire [2:0] _GEN_458;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10232.14-10232.22" */
  wire [1:0] _GEN_459;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9810.14-9810.21" */
  wire [1:0] _GEN_46;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10233.14-10233.22" */
  wire [2:0] _GEN_460;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10234.14-10234.22" */
  wire [1:0] _GEN_461;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10235.14-10235.22" */
  wire [2:0] _GEN_462;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10236.14-10236.22" */
  wire [1:0] _GEN_463;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10237.14-10237.22" */
  wire [2:0] _GEN_464;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10238.14-10238.22" */
  wire [1:0] _GEN_465;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10239.14-10239.22" */
  wire [2:0] _GEN_466;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10240.14-10240.22" */
  wire [1:0] _GEN_467;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10241.14-10241.22" */
  wire [2:0] _GEN_468;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10242.14-10242.22" */
  wire [1:0] _GEN_469;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9811.14-9811.21" */
  wire [1:0] _GEN_47;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10243.14-10243.22" */
  wire [2:0] _GEN_470;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10244.14-10244.22" */
  wire [1:0] _GEN_471;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10245.14-10245.22" */
  wire [2:0] _GEN_472;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10246.14-10246.22" */
  wire [1:0] _GEN_473;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10247.14-10247.22" */
  wire [2:0] _GEN_474;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10248.14-10248.22" */
  wire [1:0] _GEN_475;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10249.14-10249.22" */
  wire [2:0] _GEN_476;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10250.14-10250.22" */
  wire [1:0] _GEN_477;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10251.14-10251.22" */
  wire [2:0] _GEN_478;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10252.14-10252.22" */
  wire [1:0] _GEN_479;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9812.14-9812.21" */
  wire [1:0] _GEN_48;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10253.14-10253.22" */
  wire [2:0] _GEN_480;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10254.14-10254.22" */
  wire [1:0] _GEN_481;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10255.9-10255.17" */
  wire _GEN_482;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10256.9-10256.17" */
  wire _GEN_483;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10257.9-10257.17" */
  wire _GEN_484;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10258.9-10258.17" */
  wire _GEN_485;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10259.9-10259.17" */
  wire _GEN_486;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10260.9-10260.17" */
  wire _GEN_487;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10261.9-10261.17" */
  wire _GEN_488;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10262.9-10262.17" */
  wire _GEN_489;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9813.14-9813.21" */
  wire [1:0] _GEN_49;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10263.9-10263.17" */
  wire _GEN_490;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10264.14-10264.22" */
  wire [2:0] _GEN_491;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10265.14-10265.22" */
  wire [1:0] _GEN_492;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10266.14-10266.22" */
  wire [1:0] _GEN_493;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10267.14-10267.22" */
  wire [1:0] _GEN_494;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10269.14-10269.22" */
  wire [1:0] _GEN_495;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10270.14-10270.22" */
  wire [1:0] _GEN_496;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10271.14-10271.22" */
  wire [1:0] _GEN_497;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10272.14-10272.22" */
  wire [1:0] _GEN_498;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10273.14-10273.22" */
  wire [1:0] _GEN_499;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9768.14-9768.20" */
  wire [1:0] _GEN_5;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9814.14-9814.21" */
  wire [1:0] _GEN_50;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10274.14-10274.22" */
  wire [1:0] _GEN_500;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10275.14-10275.22" */
  wire [1:0] _GEN_501;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10276.14-10276.22" */
  wire [1:0] _GEN_502;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10277.14-10277.22" */
  wire [2:0] _GEN_503;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10278.14-10278.22" */
  wire [1:0] _GEN_504;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10279.14-10279.22" */
  wire [2:0] _GEN_505;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10280.14-10280.22" */
  wire [1:0] _GEN_506;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10281.14-10281.22" */
  wire [2:0] _GEN_507;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10282.14-10282.22" */
  wire [1:0] _GEN_508;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10283.14-10283.22" */
  wire [2:0] _GEN_509;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9815.14-9815.21" */
  wire [1:0] _GEN_51;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10284.14-10284.22" */
  wire [1:0] _GEN_510;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10285.14-10285.22" */
  wire [2:0] _GEN_511;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10286.14-10286.22" */
  wire [1:0] _GEN_512;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10287.14-10287.22" */
  wire [2:0] _GEN_513;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10288.14-10288.22" */
  wire [1:0] _GEN_514;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10289.14-10289.22" */
  wire [2:0] _GEN_515;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10290.14-10290.22" */
  wire [1:0] _GEN_516;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10291.14-10291.22" */
  wire [2:0] _GEN_517;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10292.14-10292.22" */
  wire [1:0] _GEN_518;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10293.14-10293.22" */
  wire [2:0] _GEN_519;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9816.14-9816.21" */
  wire [1:0] _GEN_52;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10294.14-10294.22" */
  wire [1:0] _GEN_520;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10295.14-10295.22" */
  wire [2:0] _GEN_521;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10296.14-10296.22" */
  wire [1:0] _GEN_522;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10297.14-10297.22" */
  wire [2:0] _GEN_523;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10298.14-10298.22" */
  wire [1:0] _GEN_524;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10299.14-10299.22" */
  wire [2:0] _GEN_525;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10300.14-10300.22" */
  wire [1:0] _GEN_526;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10301.9-10301.17" */
  wire _GEN_527;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10302.9-10302.17" */
  wire _GEN_528;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10303.9-10303.17" */
  wire _GEN_529;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9817.14-9817.21" */
  wire [2:0] _GEN_53;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10304.9-10304.17" */
  wire _GEN_530;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10305.9-10305.17" */
  wire _GEN_531;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10306.9-10306.17" */
  wire _GEN_532;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10307.9-10307.17" */
  wire _GEN_533;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10308.9-10308.17" */
  wire _GEN_534;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10309.9-10309.17" */
  wire _GEN_535;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10310.14-10310.22" */
  wire [2:0] _GEN_536;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10311.14-10311.22" */
  wire [1:0] _GEN_537;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10312.14-10312.22" */
  wire [1:0] _GEN_538;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10313.14-10313.22" */
  wire [1:0] _GEN_539;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9818.14-9818.21" */
  wire [1:0] _GEN_54;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10315.14-10315.22" */
  wire [1:0] _GEN_540;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10316.14-10316.22" */
  wire [1:0] _GEN_541;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10317.14-10317.22" */
  wire [1:0] _GEN_542;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10318.14-10318.22" */
  wire [1:0] _GEN_543;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10319.14-10319.22" */
  wire [1:0] _GEN_544;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10320.14-10320.22" */
  wire [1:0] _GEN_545;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10321.14-10321.22" */
  wire [1:0] _GEN_546;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10322.14-10322.22" */
  wire [1:0] _GEN_547;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10323.14-10323.22" */
  wire [2:0] _GEN_548;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10324.14-10324.22" */
  wire [1:0] _GEN_549;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9819.14-9819.21" */
  wire [2:0] _GEN_55;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10325.14-10325.22" */
  wire [2:0] _GEN_550;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10326.14-10326.22" */
  wire [1:0] _GEN_551;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10327.14-10327.22" */
  wire [2:0] _GEN_552;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10328.14-10328.22" */
  wire [1:0] _GEN_553;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10329.14-10329.22" */
  wire [2:0] _GEN_554;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10330.14-10330.22" */
  wire [1:0] _GEN_555;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10331.14-10331.22" */
  wire [2:0] _GEN_556;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10332.14-10332.22" */
  wire [1:0] _GEN_557;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10333.14-10333.22" */
  wire [2:0] _GEN_558;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10334.14-10334.22" */
  wire [1:0] _GEN_559;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9820.14-9820.21" */
  wire [1:0] _GEN_56;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10335.14-10335.22" */
  wire [2:0] _GEN_560;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10336.14-10336.22" */
  wire [1:0] _GEN_561;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10337.14-10337.22" */
  wire [2:0] _GEN_562;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10338.14-10338.22" */
  wire [1:0] _GEN_563;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10339.14-10339.22" */
  wire [2:0] _GEN_564;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10340.14-10340.22" */
  wire [1:0] _GEN_565;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10341.14-10341.22" */
  wire [2:0] _GEN_566;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10342.14-10342.22" */
  wire [1:0] _GEN_567;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10343.14-10343.22" */
  wire [2:0] _GEN_568;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10344.14-10344.22" */
  wire [1:0] _GEN_569;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9821.14-9821.21" */
  wire [2:0] _GEN_57;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10345.14-10345.22" */
  wire [2:0] _GEN_570;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10346.14-10346.22" */
  wire [1:0] _GEN_571;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10347.9-10347.17" */
  wire _GEN_572;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10348.9-10348.17" */
  wire _GEN_573;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10349.9-10349.17" */
  wire _GEN_574;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10350.9-10350.17" */
  wire _GEN_575;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10351.9-10351.17" */
  wire _GEN_576;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10352.9-10352.17" */
  wire _GEN_577;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10353.9-10353.17" */
  wire _GEN_578;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10354.9-10354.17" */
  wire _GEN_579;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9822.14-9822.21" */
  wire [1:0] _GEN_58;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10355.9-10355.17" */
  wire _GEN_580;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10356.14-10356.22" */
  wire [2:0] _GEN_581;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10357.14-10357.22" */
  wire [1:0] _GEN_582;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10358.14-10358.22" */
  wire [1:0] _GEN_583;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10359.14-10359.22" */
  wire [1:0] _GEN_584;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10361.14-10361.22" */
  wire [1:0] _GEN_585;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10362.14-10362.22" */
  wire [1:0] _GEN_586;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10363.14-10363.22" */
  wire [1:0] _GEN_587;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10364.14-10364.22" */
  wire [1:0] _GEN_588;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10365.14-10365.22" */
  wire [1:0] _GEN_589;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9823.14-9823.21" */
  wire [2:0] _GEN_59;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10366.14-10366.22" */
  wire [1:0] _GEN_590;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10367.14-10367.22" */
  wire [1:0] _GEN_591;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10368.14-10368.22" */
  wire [1:0] _GEN_592;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10369.14-10369.22" */
  wire [2:0] _GEN_593;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10370.14-10370.22" */
  wire [1:0] _GEN_594;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10371.14-10371.22" */
  wire [2:0] _GEN_595;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10372.14-10372.22" */
  wire [1:0] _GEN_596;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10373.14-10373.22" */
  wire [2:0] _GEN_597;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10374.14-10374.22" */
  wire [1:0] _GEN_598;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10375.14-10375.22" */
  wire [2:0] _GEN_599;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9769.14-9769.20" */
  wire [1:0] _GEN_6;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9824.14-9824.21" */
  wire [1:0] _GEN_60;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10376.14-10376.22" */
  wire [1:0] _GEN_600;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10377.14-10377.22" */
  wire [2:0] _GEN_601;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10378.14-10378.22" */
  wire [1:0] _GEN_602;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10379.14-10379.22" */
  wire [2:0] _GEN_603;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10380.14-10380.22" */
  wire [1:0] _GEN_604;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10381.14-10381.22" */
  wire [2:0] _GEN_605;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10382.14-10382.22" */
  wire [1:0] _GEN_606;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10383.14-10383.22" */
  wire [2:0] _GEN_607;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10384.14-10384.22" */
  wire [1:0] _GEN_608;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10385.14-10385.22" */
  wire [2:0] _GEN_609;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9825.14-9825.21" */
  wire [2:0] _GEN_61;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10386.14-10386.22" */
  wire [1:0] _GEN_610;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10387.14-10387.22" */
  wire [2:0] _GEN_611;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10388.14-10388.22" */
  wire [1:0] _GEN_612;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10389.14-10389.22" */
  wire [2:0] _GEN_613;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10390.14-10390.22" */
  wire [1:0] _GEN_614;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10391.14-10391.22" */
  wire [2:0] _GEN_615;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10392.14-10392.22" */
  wire [1:0] _GEN_616;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10393.9-10393.17" */
  wire _GEN_617;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10394.9-10394.17" */
  wire _GEN_618;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10395.9-10395.17" */
  wire _GEN_619;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9826.14-9826.21" */
  wire [1:0] _GEN_62;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10396.9-10396.17" */
  wire _GEN_620;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10397.9-10397.17" */
  wire _GEN_621;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10398.9-10398.17" */
  wire _GEN_622;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10399.9-10399.17" */
  wire _GEN_623;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10400.9-10400.17" */
  wire _GEN_624;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10401.9-10401.17" */
  wire _GEN_625;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10402.14-10402.22" */
  wire [2:0] _GEN_626;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10403.14-10403.22" */
  wire [1:0] _GEN_627;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10404.14-10404.22" */
  wire [1:0] _GEN_628;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10405.14-10405.22" */
  wire [1:0] _GEN_629;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9827.14-9827.21" */
  wire [2:0] _GEN_63;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10407.14-10407.22" */
  wire [1:0] _GEN_630;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10408.14-10408.22" */
  wire [1:0] _GEN_631;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10409.14-10409.22" */
  wire [1:0] _GEN_632;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10410.14-10410.22" */
  wire [1:0] _GEN_633;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10411.14-10411.22" */
  wire [1:0] _GEN_634;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10412.14-10412.22" */
  wire [1:0] _GEN_635;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10413.14-10413.22" */
  wire [1:0] _GEN_636;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10414.14-10414.22" */
  wire [1:0] _GEN_637;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10415.14-10415.22" */
  wire [2:0] _GEN_638;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10416.14-10416.22" */
  wire [1:0] _GEN_639;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9828.14-9828.21" */
  wire [1:0] _GEN_64;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10417.14-10417.22" */
  wire [2:0] _GEN_640;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10418.14-10418.22" */
  wire [1:0] _GEN_641;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10419.14-10419.22" */
  wire [2:0] _GEN_642;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10420.14-10420.22" */
  wire [1:0] _GEN_643;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10421.14-10421.22" */
  wire [2:0] _GEN_644;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10422.14-10422.22" */
  wire [1:0] _GEN_645;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10423.14-10423.22" */
  wire [2:0] _GEN_646;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10424.14-10424.22" */
  wire [1:0] _GEN_647;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10425.14-10425.22" */
  wire [2:0] _GEN_648;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10426.14-10426.22" */
  wire [1:0] _GEN_649;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9829.14-9829.21" */
  wire [2:0] _GEN_65;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10427.14-10427.22" */
  wire [2:0] _GEN_650;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10428.14-10428.22" */
  wire [1:0] _GEN_651;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10429.14-10429.22" */
  wire [2:0] _GEN_652;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10430.14-10430.22" */
  wire [1:0] _GEN_653;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10431.14-10431.22" */
  wire [2:0] _GEN_654;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10432.14-10432.22" */
  wire [1:0] _GEN_655;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10433.14-10433.22" */
  wire [2:0] _GEN_656;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10434.14-10434.22" */
  wire [1:0] _GEN_657;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10435.14-10435.22" */
  wire [2:0] _GEN_658;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10436.14-10436.22" */
  wire [1:0] _GEN_659;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9830.14-9830.21" */
  wire [1:0] _GEN_66;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10437.14-10437.22" */
  wire [2:0] _GEN_660;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10438.14-10438.22" */
  wire [1:0] _GEN_661;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10439.9-10439.17" */
  wire _GEN_662;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10440.9-10440.17" */
  wire _GEN_663;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10441.9-10441.17" */
  wire _GEN_664;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10442.9-10442.17" */
  wire _GEN_665;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10443.9-10443.17" */
  wire _GEN_666;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10444.9-10444.17" */
  wire _GEN_667;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10445.9-10445.17" */
  wire _GEN_668;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10446.9-10446.17" */
  wire _GEN_669;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9831.14-9831.21" */
  wire [2:0] _GEN_67;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10447.9-10447.17" */
  wire _GEN_670;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10448.14-10448.22" */
  wire [2:0] _GEN_671;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10449.14-10449.22" */
  wire [1:0] _GEN_672;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10450.14-10450.22" */
  wire [1:0] _GEN_673;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10451.14-10451.22" */
  wire [1:0] _GEN_674;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10453.14-10453.22" */
  wire [1:0] _GEN_675;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10454.14-10454.22" */
  wire [1:0] _GEN_676;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10455.14-10455.22" */
  wire [1:0] _GEN_677;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10456.14-10456.22" */
  wire [1:0] _GEN_678;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10457.14-10457.22" */
  wire [1:0] _GEN_679;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9832.14-9832.21" */
  wire [1:0] _GEN_68;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10458.14-10458.22" */
  wire [1:0] _GEN_680;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10459.14-10459.22" */
  wire [1:0] _GEN_681;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10460.14-10460.22" */
  wire [1:0] _GEN_682;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10461.14-10461.22" */
  wire [2:0] _GEN_683;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10462.14-10462.22" */
  wire [1:0] _GEN_684;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10463.14-10463.22" */
  wire [2:0] _GEN_685;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10464.14-10464.22" */
  wire [1:0] _GEN_686;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10465.14-10465.22" */
  wire [2:0] _GEN_687;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10466.14-10466.22" */
  wire [1:0] _GEN_688;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10467.14-10467.22" */
  wire [2:0] _GEN_689;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9833.14-9833.21" */
  wire [2:0] _GEN_69;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10468.14-10468.22" */
  wire [1:0] _GEN_690;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10469.14-10469.22" */
  wire [2:0] _GEN_691;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10470.14-10470.22" */
  wire [1:0] _GEN_692;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10471.14-10471.22" */
  wire [2:0] _GEN_693;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10472.14-10472.22" */
  wire [1:0] _GEN_694;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10473.14-10473.22" */
  wire [2:0] _GEN_695;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10474.14-10474.22" */
  wire [1:0] _GEN_696;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10475.14-10475.22" */
  wire [2:0] _GEN_697;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10476.14-10476.22" */
  wire [1:0] _GEN_698;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10477.14-10477.22" */
  wire [2:0] _GEN_699;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9770.14-9770.20" */
  wire [1:0] _GEN_7;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9834.14-9834.21" */
  wire [1:0] _GEN_70;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10478.14-10478.22" */
  wire [1:0] _GEN_700;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10479.14-10479.22" */
  wire [2:0] _GEN_701;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10480.14-10480.22" */
  wire [1:0] _GEN_702;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10481.14-10481.22" */
  wire [2:0] _GEN_703;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10482.14-10482.22" */
  wire [1:0] _GEN_704;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10483.14-10483.22" */
  wire [2:0] _GEN_705;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10484.14-10484.22" */
  wire [1:0] _GEN_706;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10485.9-10485.17" */
  wire _GEN_707;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10486.9-10486.17" */
  wire _GEN_708;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10487.9-10487.17" */
  wire _GEN_709;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9835.14-9835.21" */
  wire [2:0] _GEN_71;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10488.9-10488.17" */
  wire _GEN_710;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10489.9-10489.17" */
  wire _GEN_711;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10490.9-10490.17" */
  wire _GEN_712;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10491.9-10491.17" */
  wire _GEN_713;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10492.9-10492.17" */
  wire _GEN_714;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10493.9-10493.17" */
  wire _GEN_715;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10494.14-10494.22" */
  wire [2:0] _GEN_716;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10495.14-10495.22" */
  wire [1:0] _GEN_717;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10496.14-10496.22" */
  wire [1:0] _GEN_718;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10497.14-10497.22" */
  wire [1:0] _GEN_719;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9836.14-9836.21" */
  wire [1:0] _GEN_72;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10499.14-10499.22" */
  wire [1:0] _GEN_720;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10500.14-10500.22" */
  wire [1:0] _GEN_721;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10501.14-10501.22" */
  wire [1:0] _GEN_722;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10502.14-10502.22" */
  wire [1:0] _GEN_723;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10503.14-10503.22" */
  wire [1:0] _GEN_724;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10504.14-10504.22" */
  wire [1:0] _GEN_725;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10505.14-10505.22" */
  wire [1:0] _GEN_726;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10506.14-10506.22" */
  wire [1:0] _GEN_727;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10507.14-10507.22" */
  wire [2:0] _GEN_728;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10508.14-10508.22" */
  wire [1:0] _GEN_729;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9837.14-9837.21" */
  wire [2:0] _GEN_73;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10509.14-10509.22" */
  wire [2:0] _GEN_730;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10510.14-10510.22" */
  wire [1:0] _GEN_731;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10511.14-10511.22" */
  wire [2:0] _GEN_732;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10512.14-10512.22" */
  wire [1:0] _GEN_733;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10513.14-10513.22" */
  wire [2:0] _GEN_734;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10514.14-10514.22" */
  wire [1:0] _GEN_735;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10515.14-10515.22" */
  wire [2:0] _GEN_736;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10516.14-10516.22" */
  wire [1:0] _GEN_737;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10517.14-10517.22" */
  wire [2:0] _GEN_738;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10518.14-10518.22" */
  wire [1:0] _GEN_739;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9838.14-9838.21" */
  wire [1:0] _GEN_74;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10519.14-10519.22" */
  wire [2:0] _GEN_740;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10520.14-10520.22" */
  wire [1:0] _GEN_741;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10521.14-10521.22" */
  wire [2:0] _GEN_742;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10522.14-10522.22" */
  wire [1:0] _GEN_743;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10523.14-10523.22" */
  wire [2:0] _GEN_744;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10524.14-10524.22" */
  wire [1:0] _GEN_745;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10525.14-10525.22" */
  wire [2:0] _GEN_746;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10526.14-10526.22" */
  wire [1:0] _GEN_747;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10527.14-10527.22" */
  wire [2:0] _GEN_748;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10528.14-10528.22" */
  wire [1:0] _GEN_749;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9839.14-9839.21" */
  wire [2:0] _GEN_75;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10529.14-10529.22" */
  wire [2:0] _GEN_750;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10530.14-10530.22" */
  wire [1:0] _GEN_751;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10531.9-10531.17" */
  wire _GEN_752;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10532.9-10532.17" */
  wire _GEN_753;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10533.9-10533.17" */
  wire _GEN_754;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10534.9-10534.17" */
  wire _GEN_755;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10535.9-10535.17" */
  wire _GEN_756;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10536.9-10536.17" */
  wire _GEN_757;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10537.9-10537.17" */
  wire _GEN_758;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10538.9-10538.17" */
  wire _GEN_759;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9840.14-9840.21" */
  wire [1:0] _GEN_76;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10539.9-10539.17" */
  wire _GEN_760;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10540.14-10540.22" */
  wire [2:0] _GEN_761;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10541.14-10541.22" */
  wire [1:0] _GEN_762;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10542.14-10542.22" */
  wire [1:0] _GEN_763;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10543.14-10543.22" */
  wire [1:0] _GEN_764;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10545.14-10545.22" */
  wire [1:0] _GEN_765;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10546.14-10546.22" */
  wire [1:0] _GEN_766;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10547.14-10547.22" */
  wire [1:0] _GEN_767;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10548.14-10548.22" */
  wire [1:0] _GEN_768;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10549.14-10549.22" */
  wire [1:0] _GEN_769;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9841.9-9841.16" */
  wire _GEN_77;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10550.14-10550.22" */
  wire [1:0] _GEN_770;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10551.14-10551.22" */
  wire [1:0] _GEN_771;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10552.14-10552.22" */
  wire [1:0] _GEN_772;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10553.14-10553.22" */
  wire [2:0] _GEN_773;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10554.14-10554.22" */
  wire [1:0] _GEN_774;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10555.14-10555.22" */
  wire [2:0] _GEN_775;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10556.14-10556.22" */
  wire [1:0] _GEN_776;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10557.14-10557.22" */
  wire [2:0] _GEN_777;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10558.14-10558.22" */
  wire [1:0] _GEN_778;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10559.14-10559.22" */
  wire [2:0] _GEN_779;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9842.9-9842.16" */
  wire _GEN_78;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10560.14-10560.22" */
  wire [1:0] _GEN_780;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10561.14-10561.22" */
  wire [2:0] _GEN_781;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10562.14-10562.22" */
  wire [1:0] _GEN_782;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10563.14-10563.22" */
  wire [2:0] _GEN_783;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10564.14-10564.22" */
  wire [1:0] _GEN_784;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10565.14-10565.22" */
  wire [2:0] _GEN_785;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10566.14-10566.22" */
  wire [1:0] _GEN_786;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10567.14-10567.22" */
  wire [2:0] _GEN_787;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10568.14-10568.22" */
  wire [1:0] _GEN_788;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10569.14-10569.22" */
  wire [2:0] _GEN_789;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9843.9-9843.16" */
  wire _GEN_79;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10570.14-10570.22" */
  wire [1:0] _GEN_790;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10571.14-10571.22" */
  wire [2:0] _GEN_791;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10572.14-10572.22" */
  wire [1:0] _GEN_792;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10573.14-10573.22" */
  wire [2:0] _GEN_793;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10574.14-10574.22" */
  wire [1:0] _GEN_794;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10575.14-10575.22" */
  wire [2:0] _GEN_795;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10576.14-10576.22" */
  wire [1:0] _GEN_796;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10577.9-10577.17" */
  wire _GEN_797;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10578.9-10578.17" */
  wire _GEN_798;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10579.9-10579.17" */
  wire _GEN_799;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9771.14-9771.20" */
  wire [2:0] _GEN_8;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9844.9-9844.16" */
  wire _GEN_80;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10580.9-10580.17" */
  wire _GEN_800;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10581.9-10581.17" */
  wire _GEN_801;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10582.9-10582.17" */
  wire _GEN_802;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10583.9-10583.17" */
  wire _GEN_803;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10584.9-10584.17" */
  wire _GEN_804;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10585.9-10585.17" */
  wire _GEN_805;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10586.14-10586.22" */
  wire [2:0] _GEN_806;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10587.14-10587.22" */
  wire [1:0] _GEN_807;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10588.14-10588.22" */
  wire [1:0] _GEN_808;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10589.14-10589.22" */
  wire [1:0] _GEN_809;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9845.9-9845.16" */
  wire _GEN_81;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10591.14-10591.22" */
  wire [1:0] _GEN_810;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10592.14-10592.22" */
  wire [1:0] _GEN_811;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10593.14-10593.22" */
  wire [1:0] _GEN_812;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10594.14-10594.22" */
  wire [1:0] _GEN_813;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10595.14-10595.22" */
  wire [1:0] _GEN_814;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10596.14-10596.22" */
  wire [1:0] _GEN_815;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10597.14-10597.22" */
  wire [1:0] _GEN_816;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10598.14-10598.22" */
  wire [1:0] _GEN_817;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10599.14-10599.22" */
  wire [2:0] _GEN_818;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10600.14-10600.22" */
  wire [1:0] _GEN_819;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9846.9-9846.16" */
  wire _GEN_82;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10601.14-10601.22" */
  wire [2:0] _GEN_820;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10602.14-10602.22" */
  wire [1:0] _GEN_821;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10603.14-10603.22" */
  wire [2:0] _GEN_822;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10604.14-10604.22" */
  wire [1:0] _GEN_823;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10605.14-10605.22" */
  wire [2:0] _GEN_824;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10606.14-10606.22" */
  wire [1:0] _GEN_825;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10607.14-10607.22" */
  wire [2:0] _GEN_826;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10608.14-10608.22" */
  wire [1:0] _GEN_827;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10609.14-10609.22" */
  wire [2:0] _GEN_828;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10610.14-10610.22" */
  wire [1:0] _GEN_829;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9847.9-9847.16" */
  wire _GEN_83;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10611.14-10611.22" */
  wire [2:0] _GEN_830;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10612.14-10612.22" */
  wire [1:0] _GEN_831;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10613.14-10613.22" */
  wire [2:0] _GEN_832;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10614.14-10614.22" */
  wire [1:0] _GEN_833;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10615.14-10615.22" */
  wire [2:0] _GEN_834;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10616.14-10616.22" */
  wire [1:0] _GEN_835;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10617.14-10617.22" */
  wire [2:0] _GEN_836;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10618.14-10618.22" */
  wire [1:0] _GEN_837;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10619.14-10619.22" */
  wire [2:0] _GEN_838;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10620.14-10620.22" */
  wire [1:0] _GEN_839;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9848.9-9848.16" */
  wire _GEN_84;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10621.14-10621.22" */
  wire [2:0] _GEN_840;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10622.14-10622.22" */
  wire [1:0] _GEN_841;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10623.9-10623.17" */
  wire _GEN_842;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10624.9-10624.17" */
  wire _GEN_843;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10625.9-10625.17" */
  wire _GEN_844;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10626.9-10626.17" */
  wire _GEN_845;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10627.9-10627.17" */
  wire _GEN_846;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10628.9-10628.17" */
  wire _GEN_847;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10629.9-10629.17" */
  wire _GEN_848;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10630.9-10630.17" */
  wire _GEN_849;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9849.9-9849.16" */
  wire _GEN_85;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10631.9-10631.17" */
  wire _GEN_850;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10632.14-10632.22" */
  wire [2:0] _GEN_851;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10633.14-10633.22" */
  wire [1:0] _GEN_852;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10634.14-10634.22" */
  wire [1:0] _GEN_853;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10635.14-10635.22" */
  wire [1:0] _GEN_854;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10637.14-10637.22" */
  wire [1:0] _GEN_855;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10638.14-10638.22" */
  wire [1:0] _GEN_856;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10639.14-10639.22" */
  wire [1:0] _GEN_857;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10640.14-10640.22" */
  wire [1:0] _GEN_858;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10641.14-10641.22" */
  wire [1:0] _GEN_859;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9850.14-9850.21" */
  wire [2:0] _GEN_86;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10642.14-10642.22" */
  wire [1:0] _GEN_860;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10643.14-10643.22" */
  wire [1:0] _GEN_861;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10644.14-10644.22" */
  wire [1:0] _GEN_862;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10645.14-10645.22" */
  wire [2:0] _GEN_863;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10646.14-10646.22" */
  wire [1:0] _GEN_864;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10647.14-10647.22" */
  wire [2:0] _GEN_865;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10648.14-10648.22" */
  wire [1:0] _GEN_866;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10649.14-10649.22" */
  wire [2:0] _GEN_867;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10650.14-10650.22" */
  wire [1:0] _GEN_868;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10651.14-10651.22" */
  wire [2:0] _GEN_869;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9851.14-9851.21" */
  wire [1:0] _GEN_87;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10652.14-10652.22" */
  wire [1:0] _GEN_870;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10653.14-10653.22" */
  wire [2:0] _GEN_871;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10654.14-10654.22" */
  wire [1:0] _GEN_872;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10655.14-10655.22" */
  wire [2:0] _GEN_873;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10656.14-10656.22" */
  wire [1:0] _GEN_874;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10657.14-10657.22" */
  wire [2:0] _GEN_875;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10658.14-10658.22" */
  wire [1:0] _GEN_876;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10659.14-10659.22" */
  wire [2:0] _GEN_877;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10660.14-10660.22" */
  wire [1:0] _GEN_878;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10661.14-10661.22" */
  wire [2:0] _GEN_879;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9852.14-9852.21" */
  wire [1:0] _GEN_88;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10662.14-10662.22" */
  wire [1:0] _GEN_880;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10663.14-10663.22" */
  wire [2:0] _GEN_881;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10664.14-10664.22" */
  wire [1:0] _GEN_882;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10665.14-10665.22" */
  wire [2:0] _GEN_883;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10666.14-10666.22" */
  wire [1:0] _GEN_884;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10667.14-10667.22" */
  wire [2:0] _GEN_885;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10668.14-10668.22" */
  wire [1:0] _GEN_886;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10669.9-10669.17" */
  wire _GEN_887;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10670.9-10670.17" */
  wire _GEN_888;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10671.9-10671.17" */
  wire _GEN_889;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9853.14-9853.21" */
  wire [1:0] _GEN_89;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10672.9-10672.17" */
  wire _GEN_890;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10673.9-10673.17" */
  wire _GEN_891;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10674.9-10674.17" */
  wire _GEN_892;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10675.9-10675.17" */
  wire _GEN_893;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10676.9-10676.17" */
  wire _GEN_894;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10677.9-10677.17" */
  wire _GEN_895;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10678.14-10678.22" */
  wire [2:0] _GEN_896;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10679.14-10679.22" */
  wire [1:0] _GEN_897;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10680.14-10680.22" */
  wire [1:0] _GEN_898;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10681.14-10681.22" */
  wire [1:0] _GEN_899;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9772.14-9772.20" */
  wire [1:0] _GEN_9;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9855.14-9855.21" */
  wire [1:0] _GEN_90;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10683.14-10683.22" */
  wire [1:0] _GEN_900;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10684.14-10684.22" */
  wire [1:0] _GEN_901;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10685.14-10685.22" */
  wire [1:0] _GEN_902;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10686.14-10686.22" */
  wire [1:0] _GEN_903;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10687.14-10687.22" */
  wire [1:0] _GEN_904;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10688.14-10688.22" */
  wire [1:0] _GEN_905;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10689.14-10689.22" */
  wire [1:0] _GEN_906;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10690.14-10690.22" */
  wire [1:0] _GEN_907;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10691.14-10691.22" */
  wire [2:0] _GEN_908;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10692.14-10692.22" */
  wire [1:0] _GEN_909;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9856.14-9856.21" */
  wire [1:0] _GEN_91;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10693.14-10693.22" */
  wire [2:0] _GEN_910;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10694.14-10694.22" */
  wire [1:0] _GEN_911;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10695.14-10695.22" */
  wire [2:0] _GEN_912;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10696.14-10696.22" */
  wire [1:0] _GEN_913;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10697.14-10697.22" */
  wire [2:0] _GEN_914;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10698.14-10698.22" */
  wire [1:0] _GEN_915;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10699.14-10699.22" */
  wire [2:0] _GEN_916;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10700.14-10700.22" */
  wire [1:0] _GEN_917;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10701.14-10701.22" */
  wire [2:0] _GEN_918;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10702.14-10702.22" */
  wire [1:0] _GEN_919;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9857.14-9857.21" */
  wire [1:0] _GEN_92;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10703.14-10703.22" */
  wire [2:0] _GEN_920;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10704.14-10704.22" */
  wire [1:0] _GEN_921;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10705.14-10705.22" */
  wire [2:0] _GEN_922;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10706.14-10706.22" */
  wire [1:0] _GEN_923;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10707.14-10707.22" */
  wire [2:0] _GEN_924;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10708.14-10708.22" */
  wire [1:0] _GEN_925;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10709.14-10709.22" */
  wire [2:0] _GEN_926;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10710.14-10710.22" */
  wire [1:0] _GEN_927;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10711.14-10711.22" */
  wire [2:0] _GEN_928;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10712.14-10712.22" */
  wire [1:0] _GEN_929;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9858.14-9858.21" */
  wire [1:0] _GEN_93;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10713.14-10713.22" */
  wire [2:0] _GEN_930;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10714.14-10714.22" */
  wire [1:0] _GEN_931;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10715.9-10715.17" */
  wire _GEN_932;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10716.9-10716.17" */
  wire _GEN_933;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10717.9-10717.17" */
  wire _GEN_934;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10718.9-10718.17" */
  wire _GEN_935;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10719.9-10719.17" */
  wire _GEN_936;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10720.9-10720.17" */
  wire _GEN_937;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10721.9-10721.17" */
  wire _GEN_938;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10722.9-10722.17" */
  wire _GEN_939;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9859.14-9859.21" */
  wire [1:0] _GEN_94;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10723.9-10723.17" */
  wire _GEN_940;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10724.14-10724.22" */
  wire [2:0] _GEN_941;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10725.14-10725.22" */
  wire [1:0] _GEN_942;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10726.14-10726.22" */
  wire [1:0] _GEN_943;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10727.14-10727.22" */
  wire [1:0] _GEN_944;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10729.14-10729.22" */
  wire [1:0] _GEN_945;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10730.14-10730.22" */
  wire [1:0] _GEN_946;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10731.14-10731.22" */
  wire [1:0] _GEN_947;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10732.14-10732.22" */
  wire [1:0] _GEN_948;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10733.14-10733.22" */
  wire [1:0] _GEN_949;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9860.14-9860.21" */
  wire [1:0] _GEN_95;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10734.14-10734.22" */
  wire [1:0] _GEN_950;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10735.14-10735.22" */
  wire [1:0] _GEN_951;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10736.14-10736.22" */
  wire [1:0] _GEN_952;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10737.14-10737.22" */
  wire [2:0] _GEN_953;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10738.14-10738.22" */
  wire [1:0] _GEN_954;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10739.14-10739.22" */
  wire [2:0] _GEN_955;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10740.14-10740.22" */
  wire [1:0] _GEN_956;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10741.14-10741.22" */
  wire [2:0] _GEN_957;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10742.14-10742.22" */
  wire [1:0] _GEN_958;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10743.14-10743.22" */
  wire [2:0] _GEN_959;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9861.14-9861.21" */
  wire [1:0] _GEN_96;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10744.14-10744.22" */
  wire [1:0] _GEN_960;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10745.14-10745.22" */
  wire [2:0] _GEN_961;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10746.14-10746.22" */
  wire [1:0] _GEN_962;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10747.14-10747.22" */
  wire [2:0] _GEN_963;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10748.14-10748.22" */
  wire [1:0] _GEN_964;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10749.14-10749.22" */
  wire [2:0] _GEN_965;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10750.14-10750.22" */
  wire [1:0] _GEN_966;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10751.14-10751.22" */
  wire [2:0] _GEN_967;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10752.14-10752.22" */
  wire [1:0] _GEN_968;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10753.14-10753.22" */
  wire [2:0] _GEN_969;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9862.14-9862.21" */
  wire [1:0] _GEN_97;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10754.14-10754.22" */
  wire [1:0] _GEN_970;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10755.14-10755.22" */
  wire [2:0] _GEN_971;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10756.14-10756.22" */
  wire [1:0] _GEN_972;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10757.14-10757.22" */
  wire [2:0] _GEN_973;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10758.14-10758.22" */
  wire [1:0] _GEN_974;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10759.14-10759.22" */
  wire [2:0] _GEN_975;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10760.14-10760.22" */
  wire [1:0] _GEN_976;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10761.9-10761.17" */
  wire _GEN_977;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10762.9-10762.17" */
  wire _GEN_978;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10763.9-10763.17" */
  wire _GEN_979;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9863.14-9863.21" */
  wire [2:0] _GEN_98;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10764.9-10764.17" */
  wire _GEN_980;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10765.9-10765.17" */
  wire _GEN_981;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10766.9-10766.17" */
  wire _GEN_982;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10767.9-10767.17" */
  wire _GEN_983;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10768.9-10768.17" */
  wire _GEN_984;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10769.9-10769.17" */
  wire _GEN_985;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10770.14-10770.22" */
  wire [2:0] _GEN_986;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10771.14-10771.22" */
  wire [1:0] _GEN_987;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10772.14-10772.22" */
  wire [1:0] _GEN_988;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10773.14-10773.22" */
  wire [1:0] _GEN_989;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9864.14-9864.21" */
  wire [1:0] _GEN_99;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10775.14-10775.22" */
  wire [1:0] _GEN_990;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10776.14-10776.22" */
  wire [1:0] _GEN_991;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10777.14-10777.22" */
  wire [1:0] _GEN_992;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10778.14-10778.22" */
  wire [1:0] _GEN_993;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10779.14-10779.22" */
  wire [1:0] _GEN_994;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10780.14-10780.22" */
  wire [1:0] _GEN_995;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10781.14-10781.22" */
  wire [1:0] _GEN_996;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10782.14-10782.22" */
  wire [1:0] _GEN_997;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10783.14-10783.22" */
  wire [2:0] _GEN_998;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10784.14-10784.22" */
  wire [1:0] _GEN_999;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9762.9-9762.11" */
  wire _T;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9992.9-9992.14" */
  wire _T_10;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10038.9-10038.14" */
  wire _T_12;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10084.9-10084.14" */
  wire _T_14;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10130.9-10130.14" */
  wire _T_16;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10176.9-10176.14" */
  wire _T_18;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9808.9-9808.13" */
  wire _T_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10222.9-10222.14" */
  wire _T_20;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10268.9-10268.14" */
  wire _T_22;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10314.9-10314.14" */
  wire _T_24;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10360.9-10360.14" */
  wire _T_26;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10406.9-10406.14" */
  wire _T_28;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10452.9-10452.14" */
  wire _T_30;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10498.9-10498.14" */
  wire _T_32;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10544.9-10544.14" */
  wire _T_34;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10590.9-10590.14" */
  wire _T_36;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10636.9-10636.14" */
  wire _T_38;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9854.9-9854.13" */
  wire _T_4;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10682.9-10682.14" */
  wire _T_40;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10728.9-10728.14" */
  wire _T_42;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10774.9-10774.14" */
  wire _T_44;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10820.9-10820.14" */
  wire _T_46;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10866.9-10866.14" */
  wire _T_48;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10912.9-10912.14" */
  wire _T_50;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10958.9-10958.14" */
  wire _T_52;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11004.9-11004.14" */
  wire _T_54;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11050.9-11050.14" */
  wire _T_56;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11096.9-11096.14" */
  wire _T_58;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9900.9-9900.13" */
  wire _T_6;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11142.9-11142.14" */
  wire _T_60;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11188.9-11188.14" */
  wire _T_62;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11234.9-11234.14" */
  wire _T_64;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11280.9-11280.14" */
  wire _T_66;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11326.9-11326.14" */
  wire _T_68;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11372.9-11372.14" */
  wire _T_70;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11418.9-11418.14" */
  wire _T_72;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11464.9-11464.14" */
  wire _T_74;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11465.9-11465.14" */
  wire _T_76;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11466.9-11466.14" */
  wire _T_78;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9946.9-9946.13" */
  wire _T_8;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11467.9-11467.14" */
  wire _T_80;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5890.16-5890.21" */
  input clock;
  wire clock;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5937.16-5937.30" */
  wire [1:0] io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5894.16-5894.35" */
  wire [1:0] io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5893.16-5893.36" */
  wire [1:0] io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5896.16-5896.35" */
  wire [1:0] io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5895.16-5895.36" */
  wire [1:0] io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5898.16-5898.35" */
  wire [1:0] io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5897.16-5897.36" */
  wire [1:0] io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5900.16-5900.35" */
  wire [1:0] io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5899.16-5899.36" */
  wire [1:0] io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5901.16-5901.34" */
  wire [2:0] io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5902.16-5902.35" */
  wire [1:0] io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5903.16-5903.34" */
  wire [2:0] io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5904.16-5904.35" */
  wire [1:0] io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5905.16-5905.34" */
  wire [2:0] io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5906.16-5906.35" */
  wire [1:0] io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5907.16-5907.34" */
  wire [2:0] io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5908.16-5908.35" */
  wire [1:0] io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5909.16-5909.34" */
  wire [2:0] io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5910.16-5910.35" */
  wire [1:0] io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5911.16-5911.34" */
  wire [2:0] io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5912.16-5912.35" */
  wire [1:0] io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5913.16-5913.34" */
  wire [2:0] io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5914.16-5914.35" */
  wire [1:0] io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5915.16-5915.34" */
  wire [2:0] io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5916.16-5916.35" */
  wire [1:0] io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5917.16-5917.34" */
  wire [2:0] io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5918.16-5918.35" */
  wire [1:0] io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5919.16-5919.34" */
  wire [2:0] io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5920.16-5920.35" */
  wire [1:0] io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5921.16-5921.34" */
  wire [2:0] io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5922.16-5922.35" */
  wire [1:0] io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5923.16-5923.34" */
  wire [2:0] io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5924.16-5924.35" */
  wire [1:0] io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5934.16-5934.29" */
  wire [2:0] io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5935.16-5935.29" */
  wire [1:0] io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5933.16-5933.29" */
  wire io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5925.16-5925.31" */
  wire io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5926.16-5926.31" */
  wire io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5927.16-5927.31" */
  wire io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5928.16-5928.31" */
  wire io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5936.16-5936.30" */
  wire [1:0] io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5929.16-5929.31" */
  wire io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5930.16-5930.31" */
  wire io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5931.16-5931.31" */
  wire io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5932.16-5932.31" */
  wire io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5892.16-5892.23" */
  input [5:0] io_en_a;
  wire [5:0] io_en_a;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5891.16-5891.21" */
  input reset;
  wire reset;
  /* hdlname = "rules_0 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:91.16-91.29" */
  wire [1:0] \rules_0.io_AuxData_in ;
  /* hdlname = "rules_0 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:92.16-92.30" */
  wire [1:0] \rules_0.io_AuxData_out ;
  /* hdlname = "rules_0 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4.16-4.34" */
  wire [1:0] \rules_0.io_Cache_in_0_Data ;
  /* hdlname = "rules_0 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3.16-3.35" */
  wire [1:0] \rules_0.io_Cache_in_0_State ;
  /* hdlname = "rules_0 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6.16-6.34" */
  wire [1:0] \rules_0.io_Cache_in_1_Data ;
  /* hdlname = "rules_0 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5.16-5.35" */
  wire [1:0] \rules_0.io_Cache_in_1_State ;
  /* hdlname = "rules_0 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8.16-8.34" */
  wire [1:0] \rules_0.io_Cache_in_2_Data ;
  /* hdlname = "rules_0 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7.16-7.35" */
  wire [1:0] \rules_0.io_Cache_in_2_State ;
  /* hdlname = "rules_0 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10.16-10.34" */
  wire [1:0] \rules_0.io_Cache_in_3_Data ;
  /* hdlname = "rules_0 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9.16-9.35" */
  wire [1:0] \rules_0.io_Cache_in_3_State ;
  /* hdlname = "rules_0 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12.16-12.35" */
  wire [1:0] \rules_0.io_Cache_out_0_Data ;
  /* hdlname = "rules_0 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11.16-11.36" */
  wire [1:0] \rules_0.io_Cache_out_0_State ;
  /* hdlname = "rules_0 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14.16-14.35" */
  wire [1:0] \rules_0.io_Cache_out_1_Data ;
  /* hdlname = "rules_0 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13.16-13.36" */
  wire [1:0] \rules_0.io_Cache_out_1_State ;
  /* hdlname = "rules_0 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16.16-16.35" */
  wire [1:0] \rules_0.io_Cache_out_2_Data ;
  /* hdlname = "rules_0 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15.16-15.36" */
  wire [1:0] \rules_0.io_Cache_out_2_State ;
  /* hdlname = "rules_0 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:18.16-18.35" */
  wire [1:0] \rules_0.io_Cache_out_3_Data ;
  /* hdlname = "rules_0 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17.16-17.36" */
  wire [1:0] \rules_0.io_Cache_out_3_State ;
  /* hdlname = "rules_0 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:19.16-19.33" */
  wire [2:0] \rules_0.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_0 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:20.16-20.34" */
  wire [1:0] \rules_0.io_Chan1_in_0_Data ;
  /* hdlname = "rules_0 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:21.16-21.33" */
  wire [2:0] \rules_0.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_0 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:22.16-22.34" */
  wire [1:0] \rules_0.io_Chan1_in_1_Data ;
  /* hdlname = "rules_0 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:23.16-23.33" */
  wire [2:0] \rules_0.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_0 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:24.16-24.34" */
  wire [1:0] \rules_0.io_Chan1_in_2_Data ;
  /* hdlname = "rules_0 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:25.16-25.33" */
  wire [2:0] \rules_0.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_0 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:26.16-26.34" */
  wire [1:0] \rules_0.io_Chan1_in_3_Data ;
  /* hdlname = "rules_0 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:27.16-27.34" */
  wire [2:0] \rules_0.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_0 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:28.16-28.35" */
  wire [1:0] \rules_0.io_Chan1_out_0_Data ;
  /* hdlname = "rules_0 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:29.16-29.34" */
  wire [2:0] \rules_0.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_0 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:30.16-30.35" */
  wire [1:0] \rules_0.io_Chan1_out_1_Data ;
  /* hdlname = "rules_0 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:31.16-31.34" */
  wire [2:0] \rules_0.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_0 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:32.16-32.35" */
  wire [1:0] \rules_0.io_Chan1_out_2_Data ;
  /* hdlname = "rules_0 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:33.16-33.34" */
  wire [2:0] \rules_0.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_0 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:34.16-34.35" */
  wire [1:0] \rules_0.io_Chan1_out_3_Data ;
  /* hdlname = "rules_0 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:35.16-35.33" */
  wire [2:0] \rules_0.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_0 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:36.16-36.34" */
  wire [1:0] \rules_0.io_Chan2_in_0_Data ;
  /* hdlname = "rules_0 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:37.16-37.33" */
  wire [2:0] \rules_0.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_0 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:38.16-38.34" */
  wire [1:0] \rules_0.io_Chan2_in_1_Data ;
  /* hdlname = "rules_0 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:39.16-39.33" */
  wire [2:0] \rules_0.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_0 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:40.16-40.34" */
  wire [1:0] \rules_0.io_Chan2_in_2_Data ;
  /* hdlname = "rules_0 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:41.16-41.33" */
  wire [2:0] \rules_0.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_0 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:42.16-42.34" */
  wire [1:0] \rules_0.io_Chan2_in_3_Data ;
  /* hdlname = "rules_0 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:43.16-43.34" */
  wire [2:0] \rules_0.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_0 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:44.16-44.35" */
  wire [1:0] \rules_0.io_Chan2_out_0_Data ;
  /* hdlname = "rules_0 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:45.16-45.34" */
  wire [2:0] \rules_0.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_0 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:46.16-46.35" */
  wire [1:0] \rules_0.io_Chan2_out_1_Data ;
  /* hdlname = "rules_0 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:47.16-47.34" */
  wire [2:0] \rules_0.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_0 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:48.16-48.35" */
  wire [1:0] \rules_0.io_Chan2_out_2_Data ;
  /* hdlname = "rules_0 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:49.16-49.34" */
  wire [2:0] \rules_0.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_0 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:50.16-50.35" */
  wire [1:0] \rules_0.io_Chan2_out_3_Data ;
  /* hdlname = "rules_0 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:51.16-51.33" */
  wire [2:0] \rules_0.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_0 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:52.16-52.34" */
  wire [1:0] \rules_0.io_Chan3_in_0_Data ;
  /* hdlname = "rules_0 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:53.16-53.33" */
  wire [2:0] \rules_0.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_0 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:54.16-54.34" */
  wire [1:0] \rules_0.io_Chan3_in_1_Data ;
  /* hdlname = "rules_0 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:55.16-55.33" */
  wire [2:0] \rules_0.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_0 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:56.16-56.34" */
  wire [1:0] \rules_0.io_Chan3_in_2_Data ;
  /* hdlname = "rules_0 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:57.16-57.33" */
  wire [2:0] \rules_0.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_0 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:58.16-58.34" */
  wire [1:0] \rules_0.io_Chan3_in_3_Data ;
  /* hdlname = "rules_0 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:59.16-59.34" */
  wire [2:0] \rules_0.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_0 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:60.16-60.35" */
  wire [1:0] \rules_0.io_Chan3_out_0_Data ;
  /* hdlname = "rules_0 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:61.16-61.34" */
  wire [2:0] \rules_0.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_0 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:62.16-62.35" */
  wire [1:0] \rules_0.io_Chan3_out_1_Data ;
  /* hdlname = "rules_0 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:63.16-63.34" */
  wire [2:0] \rules_0.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_0 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:64.16-64.35" */
  wire [1:0] \rules_0.io_Chan3_out_2_Data ;
  /* hdlname = "rules_0 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:65.16-65.34" */
  wire [2:0] \rules_0.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_0 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:66.16-66.35" */
  wire [1:0] \rules_0.io_Chan3_out_3_Data ;
  /* hdlname = "rules_0 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:85.16-85.28" */
  wire [2:0] \rules_0.io_CurCmd_in ;
  /* hdlname = "rules_0 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:86.16-86.29" */
  wire [2:0] \rules_0.io_CurCmd_out ;
  /* hdlname = "rules_0 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:87.16-87.28" */
  wire [1:0] \rules_0.io_CurPtr_in ;
  /* hdlname = "rules_0 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:88.16-88.29" */
  wire [1:0] \rules_0.io_CurPtr_out ;
  /* hdlname = "rules_0 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:83.16-83.28" */
  wire \rules_0.io_ExGntd_in ;
  /* hdlname = "rules_0 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:84.16-84.29" */
  wire \rules_0.io_ExGntd_out ;
  /* hdlname = "rules_0 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:67.16-67.30" */
  wire \rules_0.io_InvSet_in_0 ;
  /* hdlname = "rules_0 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:68.16-68.30" */
  wire \rules_0.io_InvSet_in_1 ;
  /* hdlname = "rules_0 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:69.16-69.30" */
  wire \rules_0.io_InvSet_in_2 ;
  /* hdlname = "rules_0 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:70.16-70.30" */
  wire \rules_0.io_InvSet_in_3 ;
  /* hdlname = "rules_0 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:71.16-71.31" */
  wire \rules_0.io_InvSet_out_0 ;
  /* hdlname = "rules_0 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:72.16-72.31" */
  wire \rules_0.io_InvSet_out_1 ;
  /* hdlname = "rules_0 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:73.16-73.31" */
  wire \rules_0.io_InvSet_out_2 ;
  /* hdlname = "rules_0 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:74.16-74.31" */
  wire \rules_0.io_InvSet_out_3 ;
  /* hdlname = "rules_0 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:89.16-89.29" */
  wire [1:0] \rules_0.io_MemData_in ;
  /* hdlname = "rules_0 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:90.16-90.30" */
  wire [1:0] \rules_0.io_MemData_out ;
  /* hdlname = "rules_0 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:75.16-75.30" */
  wire \rules_0.io_ShrSet_in_0 ;
  /* hdlname = "rules_0 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:76.16-76.30" */
  wire \rules_0.io_ShrSet_in_1 ;
  /* hdlname = "rules_0 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:77.16-77.30" */
  wire \rules_0.io_ShrSet_in_2 ;
  /* hdlname = "rules_0 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:78.16-78.30" */
  wire \rules_0.io_ShrSet_in_3 ;
  /* hdlname = "rules_0 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:79.16-79.31" */
  wire \rules_0.io_ShrSet_out_0 ;
  /* hdlname = "rules_0 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:80.16-80.31" */
  wire \rules_0.io_ShrSet_out_1 ;
  /* hdlname = "rules_0 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:81.16-81.31" */
  wire \rules_0.io_ShrSet_out_2 ;
  /* hdlname = "rules_0 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:82.16-82.31" */
  wire \rules_0.io_ShrSet_out_3 ;
  /* hdlname = "rules_0 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2.16-2.23" */
  wire \rules_0.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6075.14-6075.35" */
  wire [1:0] rules_0_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6076.14-6076.36" */
  wire [1:0] rules_0_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5988.14-5988.40" */
  wire [1:0] rules_0_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5987.14-5987.41" */
  wire [1:0] rules_0_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5990.14-5990.40" */
  wire [1:0] rules_0_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5989.14-5989.41" */
  wire [1:0] rules_0_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5992.14-5992.40" */
  wire [1:0] rules_0_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5991.14-5991.41" */
  wire [1:0] rules_0_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5994.14-5994.40" */
  wire [1:0] rules_0_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5993.14-5993.41" */
  wire [1:0] rules_0_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5996.14-5996.41" */
  wire [1:0] rules_0_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5995.14-5995.42" */
  wire [1:0] rules_0_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5998.14-5998.41" */
  wire [1:0] rules_0_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5997.14-5997.42" */
  wire [1:0] rules_0_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6000.14-6000.41" */
  wire [1:0] rules_0_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5999.14-5999.42" */
  wire [1:0] rules_0_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6002.14-6002.41" */
  wire [1:0] rules_0_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6001.14-6001.42" */
  wire [1:0] rules_0_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6003.14-6003.39" */
  wire [2:0] rules_0_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6004.14-6004.40" */
  wire [1:0] rules_0_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6005.14-6005.39" */
  wire [2:0] rules_0_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6006.14-6006.40" */
  wire [1:0] rules_0_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6007.14-6007.39" */
  wire [2:0] rules_0_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6008.14-6008.40" */
  wire [1:0] rules_0_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6009.14-6009.39" */
  wire [2:0] rules_0_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6010.14-6010.40" */
  wire [1:0] rules_0_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6011.14-6011.40" */
  wire [2:0] rules_0_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6012.14-6012.41" */
  wire [1:0] rules_0_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6013.14-6013.40" */
  wire [2:0] rules_0_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6014.14-6014.41" */
  wire [1:0] rules_0_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6015.14-6015.40" */
  wire [2:0] rules_0_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6016.14-6016.41" */
  wire [1:0] rules_0_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6017.14-6017.40" */
  wire [2:0] rules_0_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6018.14-6018.41" */
  wire [1:0] rules_0_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6019.14-6019.39" */
  wire [2:0] rules_0_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6020.14-6020.40" */
  wire [1:0] rules_0_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6021.14-6021.39" */
  wire [2:0] rules_0_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6022.14-6022.40" */
  wire [1:0] rules_0_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6023.14-6023.39" */
  wire [2:0] rules_0_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6024.14-6024.40" */
  wire [1:0] rules_0_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6025.14-6025.39" */
  wire [2:0] rules_0_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6026.14-6026.40" */
  wire [1:0] rules_0_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6027.14-6027.40" */
  wire [2:0] rules_0_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6028.14-6028.41" */
  wire [1:0] rules_0_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6029.14-6029.40" */
  wire [2:0] rules_0_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6030.14-6030.41" */
  wire [1:0] rules_0_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6031.14-6031.40" */
  wire [2:0] rules_0_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6032.14-6032.41" */
  wire [1:0] rules_0_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6033.14-6033.40" */
  wire [2:0] rules_0_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6034.14-6034.41" */
  wire [1:0] rules_0_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6035.14-6035.39" */
  wire [2:0] rules_0_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6036.14-6036.40" */
  wire [1:0] rules_0_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6037.14-6037.39" */
  wire [2:0] rules_0_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6038.14-6038.40" */
  wire [1:0] rules_0_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6039.14-6039.39" */
  wire [2:0] rules_0_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6040.14-6040.40" */
  wire [1:0] rules_0_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6041.14-6041.39" */
  wire [2:0] rules_0_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6042.14-6042.40" */
  wire [1:0] rules_0_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6043.14-6043.40" */
  wire [2:0] rules_0_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6044.14-6044.41" */
  wire [1:0] rules_0_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6045.14-6045.40" */
  wire [2:0] rules_0_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6046.14-6046.41" */
  wire [1:0] rules_0_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6047.14-6047.40" */
  wire [2:0] rules_0_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6048.14-6048.41" */
  wire [1:0] rules_0_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6049.14-6049.40" */
  wire [2:0] rules_0_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6050.14-6050.41" */
  wire [1:0] rules_0_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6069.14-6069.34" */
  wire [2:0] rules_0_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6070.14-6070.35" */
  wire [2:0] rules_0_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6071.14-6071.34" */
  wire [1:0] rules_0_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6072.14-6072.35" */
  wire [1:0] rules_0_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6067.9-6067.29" */
  wire rules_0_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6068.9-6068.30" */
  wire rules_0_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6051.9-6051.31" */
  wire rules_0_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6052.9-6052.31" */
  wire rules_0_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6053.9-6053.31" */
  wire rules_0_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6054.9-6054.31" */
  wire rules_0_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6055.9-6055.32" */
  wire rules_0_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6056.9-6056.32" */
  wire rules_0_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6057.9-6057.32" */
  wire rules_0_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6058.9-6058.32" */
  wire rules_0_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6073.14-6073.35" */
  wire [1:0] rules_0_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6074.14-6074.36" */
  wire [1:0] rules_0_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6059.9-6059.31" */
  wire rules_0_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6060.9-6060.31" */
  wire rules_0_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6061.9-6061.31" */
  wire rules_0_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6062.9-6062.31" */
  wire rules_0_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6063.9-6063.32" */
  wire rules_0_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6064.9-6064.32" */
  wire rules_0_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6065.9-6065.32" */
  wire rules_0_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6066.9-6066.32" */
  wire rules_0_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5986.9-5986.24" */
  wire rules_0_io_en_r;
  /* hdlname = "rules_1 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:230.16-230.29" */
  wire [1:0] \rules_1.io_AuxData_in ;
  /* hdlname = "rules_1 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:231.16-231.30" */
  wire [1:0] \rules_1.io_AuxData_out ;
  /* hdlname = "rules_1 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:143.16-143.34" */
  wire [1:0] \rules_1.io_Cache_in_0_Data ;
  /* hdlname = "rules_1 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:142.16-142.35" */
  wire [1:0] \rules_1.io_Cache_in_0_State ;
  /* hdlname = "rules_1 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:145.16-145.34" */
  wire [1:0] \rules_1.io_Cache_in_1_Data ;
  /* hdlname = "rules_1 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:144.16-144.35" */
  wire [1:0] \rules_1.io_Cache_in_1_State ;
  /* hdlname = "rules_1 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:147.16-147.34" */
  wire [1:0] \rules_1.io_Cache_in_2_Data ;
  /* hdlname = "rules_1 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:146.16-146.35" */
  wire [1:0] \rules_1.io_Cache_in_2_State ;
  /* hdlname = "rules_1 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:149.16-149.34" */
  wire [1:0] \rules_1.io_Cache_in_3_Data ;
  /* hdlname = "rules_1 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:148.16-148.35" */
  wire [1:0] \rules_1.io_Cache_in_3_State ;
  /* hdlname = "rules_1 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:151.16-151.35" */
  wire [1:0] \rules_1.io_Cache_out_0_Data ;
  /* hdlname = "rules_1 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:150.16-150.36" */
  wire [1:0] \rules_1.io_Cache_out_0_State ;
  /* hdlname = "rules_1 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:153.16-153.35" */
  wire [1:0] \rules_1.io_Cache_out_1_Data ;
  /* hdlname = "rules_1 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:152.16-152.36" */
  wire [1:0] \rules_1.io_Cache_out_1_State ;
  /* hdlname = "rules_1 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:155.16-155.35" */
  wire [1:0] \rules_1.io_Cache_out_2_Data ;
  /* hdlname = "rules_1 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:154.16-154.36" */
  wire [1:0] \rules_1.io_Cache_out_2_State ;
  /* hdlname = "rules_1 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:157.16-157.35" */
  wire [1:0] \rules_1.io_Cache_out_3_Data ;
  /* hdlname = "rules_1 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:156.16-156.36" */
  wire [1:0] \rules_1.io_Cache_out_3_State ;
  /* hdlname = "rules_1 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:158.16-158.33" */
  wire [2:0] \rules_1.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_1 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:159.16-159.34" */
  wire [1:0] \rules_1.io_Chan1_in_0_Data ;
  /* hdlname = "rules_1 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:160.16-160.33" */
  wire [2:0] \rules_1.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_1 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:161.16-161.34" */
  wire [1:0] \rules_1.io_Chan1_in_1_Data ;
  /* hdlname = "rules_1 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:162.16-162.33" */
  wire [2:0] \rules_1.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_1 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:163.16-163.34" */
  wire [1:0] \rules_1.io_Chan1_in_2_Data ;
  /* hdlname = "rules_1 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:164.16-164.33" */
  wire [2:0] \rules_1.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_1 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:165.16-165.34" */
  wire [1:0] \rules_1.io_Chan1_in_3_Data ;
  /* hdlname = "rules_1 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:166.16-166.34" */
  wire [2:0] \rules_1.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_1 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:167.16-167.35" */
  wire [1:0] \rules_1.io_Chan1_out_0_Data ;
  /* hdlname = "rules_1 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:168.16-168.34" */
  wire [2:0] \rules_1.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_1 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:169.16-169.35" */
  wire [1:0] \rules_1.io_Chan1_out_1_Data ;
  /* hdlname = "rules_1 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:170.16-170.34" */
  wire [2:0] \rules_1.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_1 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:171.16-171.35" */
  wire [1:0] \rules_1.io_Chan1_out_2_Data ;
  /* hdlname = "rules_1 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:172.16-172.34" */
  wire [2:0] \rules_1.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_1 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:173.16-173.35" */
  wire [1:0] \rules_1.io_Chan1_out_3_Data ;
  /* hdlname = "rules_1 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:174.16-174.33" */
  wire [2:0] \rules_1.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_1 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:175.16-175.34" */
  wire [1:0] \rules_1.io_Chan2_in_0_Data ;
  /* hdlname = "rules_1 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:176.16-176.33" */
  wire [2:0] \rules_1.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_1 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:177.16-177.34" */
  wire [1:0] \rules_1.io_Chan2_in_1_Data ;
  /* hdlname = "rules_1 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:178.16-178.33" */
  wire [2:0] \rules_1.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_1 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:179.16-179.34" */
  wire [1:0] \rules_1.io_Chan2_in_2_Data ;
  /* hdlname = "rules_1 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:180.16-180.33" */
  wire [2:0] \rules_1.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_1 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:181.16-181.34" */
  wire [1:0] \rules_1.io_Chan2_in_3_Data ;
  /* hdlname = "rules_1 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:182.16-182.34" */
  wire [2:0] \rules_1.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_1 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:183.16-183.35" */
  wire [1:0] \rules_1.io_Chan2_out_0_Data ;
  /* hdlname = "rules_1 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:184.16-184.34" */
  wire [2:0] \rules_1.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_1 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:185.16-185.35" */
  wire [1:0] \rules_1.io_Chan2_out_1_Data ;
  /* hdlname = "rules_1 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:186.16-186.34" */
  wire [2:0] \rules_1.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_1 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:187.16-187.35" */
  wire [1:0] \rules_1.io_Chan2_out_2_Data ;
  /* hdlname = "rules_1 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:188.16-188.34" */
  wire [2:0] \rules_1.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_1 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:189.16-189.35" */
  wire [1:0] \rules_1.io_Chan2_out_3_Data ;
  /* hdlname = "rules_1 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:190.16-190.33" */
  wire [2:0] \rules_1.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_1 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:191.16-191.34" */
  wire [1:0] \rules_1.io_Chan3_in_0_Data ;
  /* hdlname = "rules_1 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:192.16-192.33" */
  wire [2:0] \rules_1.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_1 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:193.16-193.34" */
  wire [1:0] \rules_1.io_Chan3_in_1_Data ;
  /* hdlname = "rules_1 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:194.16-194.33" */
  wire [2:0] \rules_1.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_1 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:195.16-195.34" */
  wire [1:0] \rules_1.io_Chan3_in_2_Data ;
  /* hdlname = "rules_1 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:196.16-196.33" */
  wire [2:0] \rules_1.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_1 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:197.16-197.34" */
  wire [1:0] \rules_1.io_Chan3_in_3_Data ;
  /* hdlname = "rules_1 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:198.16-198.34" */
  wire [2:0] \rules_1.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_1 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:199.16-199.35" */
  wire [1:0] \rules_1.io_Chan3_out_0_Data ;
  /* hdlname = "rules_1 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:200.16-200.34" */
  wire [2:0] \rules_1.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_1 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:201.16-201.35" */
  wire [1:0] \rules_1.io_Chan3_out_1_Data ;
  /* hdlname = "rules_1 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:202.16-202.34" */
  wire [2:0] \rules_1.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_1 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:203.16-203.35" */
  wire [1:0] \rules_1.io_Chan3_out_2_Data ;
  /* hdlname = "rules_1 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:204.16-204.34" */
  wire [2:0] \rules_1.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_1 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:205.16-205.35" */
  wire [1:0] \rules_1.io_Chan3_out_3_Data ;
  /* hdlname = "rules_1 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:224.16-224.28" */
  wire [2:0] \rules_1.io_CurCmd_in ;
  /* hdlname = "rules_1 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:225.16-225.29" */
  wire [2:0] \rules_1.io_CurCmd_out ;
  /* hdlname = "rules_1 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:226.16-226.28" */
  wire [1:0] \rules_1.io_CurPtr_in ;
  /* hdlname = "rules_1 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:227.16-227.29" */
  wire [1:0] \rules_1.io_CurPtr_out ;
  /* hdlname = "rules_1 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:222.16-222.28" */
  wire \rules_1.io_ExGntd_in ;
  /* hdlname = "rules_1 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:223.16-223.29" */
  wire \rules_1.io_ExGntd_out ;
  /* hdlname = "rules_1 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:206.16-206.30" */
  wire \rules_1.io_InvSet_in_0 ;
  /* hdlname = "rules_1 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:207.16-207.30" */
  wire \rules_1.io_InvSet_in_1 ;
  /* hdlname = "rules_1 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:208.16-208.30" */
  wire \rules_1.io_InvSet_in_2 ;
  /* hdlname = "rules_1 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:209.16-209.30" */
  wire \rules_1.io_InvSet_in_3 ;
  /* hdlname = "rules_1 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:210.16-210.31" */
  wire \rules_1.io_InvSet_out_0 ;
  /* hdlname = "rules_1 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:211.16-211.31" */
  wire \rules_1.io_InvSet_out_1 ;
  /* hdlname = "rules_1 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:212.16-212.31" */
  wire \rules_1.io_InvSet_out_2 ;
  /* hdlname = "rules_1 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:213.16-213.31" */
  wire \rules_1.io_InvSet_out_3 ;
  /* hdlname = "rules_1 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:228.16-228.29" */
  wire [1:0] \rules_1.io_MemData_in ;
  /* hdlname = "rules_1 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:229.16-229.30" */
  wire [1:0] \rules_1.io_MemData_out ;
  /* hdlname = "rules_1 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:214.16-214.30" */
  wire \rules_1.io_ShrSet_in_0 ;
  /* hdlname = "rules_1 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:215.16-215.30" */
  wire \rules_1.io_ShrSet_in_1 ;
  /* hdlname = "rules_1 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:216.16-216.30" */
  wire \rules_1.io_ShrSet_in_2 ;
  /* hdlname = "rules_1 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:217.16-217.30" */
  wire \rules_1.io_ShrSet_in_3 ;
  /* hdlname = "rules_1 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:218.16-218.31" */
  wire \rules_1.io_ShrSet_out_0 ;
  /* hdlname = "rules_1 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:219.16-219.31" */
  wire \rules_1.io_ShrSet_out_1 ;
  /* hdlname = "rules_1 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:220.16-220.31" */
  wire \rules_1.io_ShrSet_out_2 ;
  /* hdlname = "rules_1 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:221.16-221.31" */
  wire \rules_1.io_ShrSet_out_3 ;
  /* hdlname = "rules_1 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:141.16-141.23" */
  wire \rules_1.io_en_r ;
  /* hdlname = "rules_10 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.14-1498.20" */
  wire [2:0] \rules_10._GEN_0 ;
  /* hdlname = "rules_10 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1495.16-1495.29" */
  wire [1:0] \rules_10.io_AuxData_in ;
  /* hdlname = "rules_10 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1496.16-1496.30" */
  wire [1:0] \rules_10.io_AuxData_out ;
  /* hdlname = "rules_10 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1408.16-1408.34" */
  wire [1:0] \rules_10.io_Cache_in_0_Data ;
  /* hdlname = "rules_10 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1407.16-1407.35" */
  wire [1:0] \rules_10.io_Cache_in_0_State ;
  /* hdlname = "rules_10 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1410.16-1410.34" */
  wire [1:0] \rules_10.io_Cache_in_1_Data ;
  /* hdlname = "rules_10 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1409.16-1409.35" */
  wire [1:0] \rules_10.io_Cache_in_1_State ;
  /* hdlname = "rules_10 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1412.16-1412.34" */
  wire [1:0] \rules_10.io_Cache_in_2_Data ;
  /* hdlname = "rules_10 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1411.16-1411.35" */
  wire [1:0] \rules_10.io_Cache_in_2_State ;
  /* hdlname = "rules_10 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1414.16-1414.34" */
  wire [1:0] \rules_10.io_Cache_in_3_Data ;
  /* hdlname = "rules_10 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1413.16-1413.35" */
  wire [1:0] \rules_10.io_Cache_in_3_State ;
  /* hdlname = "rules_10 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1416.16-1416.35" */
  wire [1:0] \rules_10.io_Cache_out_0_Data ;
  /* hdlname = "rules_10 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1415.16-1415.36" */
  wire [1:0] \rules_10.io_Cache_out_0_State ;
  /* hdlname = "rules_10 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1418.16-1418.35" */
  wire [1:0] \rules_10.io_Cache_out_1_Data ;
  /* hdlname = "rules_10 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1417.16-1417.36" */
  wire [1:0] \rules_10.io_Cache_out_1_State ;
  /* hdlname = "rules_10 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1420.16-1420.35" */
  wire [1:0] \rules_10.io_Cache_out_2_Data ;
  /* hdlname = "rules_10 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1419.16-1419.36" */
  wire [1:0] \rules_10.io_Cache_out_2_State ;
  /* hdlname = "rules_10 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1422.16-1422.35" */
  wire [1:0] \rules_10.io_Cache_out_3_Data ;
  /* hdlname = "rules_10 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1421.16-1421.36" */
  wire [1:0] \rules_10.io_Cache_out_3_State ;
  /* hdlname = "rules_10 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1423.16-1423.33" */
  wire [2:0] \rules_10.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_10 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1424.16-1424.34" */
  wire [1:0] \rules_10.io_Chan1_in_0_Data ;
  /* hdlname = "rules_10 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1425.16-1425.33" */
  wire [2:0] \rules_10.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_10 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1426.16-1426.34" */
  wire [1:0] \rules_10.io_Chan1_in_1_Data ;
  /* hdlname = "rules_10 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1427.16-1427.33" */
  wire [2:0] \rules_10.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_10 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1428.16-1428.34" */
  wire [1:0] \rules_10.io_Chan1_in_2_Data ;
  /* hdlname = "rules_10 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1429.16-1429.33" */
  wire [2:0] \rules_10.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_10 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1430.16-1430.34" */
  wire [1:0] \rules_10.io_Chan1_in_3_Data ;
  /* hdlname = "rules_10 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1431.16-1431.34" */
  wire [2:0] \rules_10.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_10 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1432.16-1432.35" */
  wire [1:0] \rules_10.io_Chan1_out_0_Data ;
  /* hdlname = "rules_10 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1433.16-1433.34" */
  wire [2:0] \rules_10.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_10 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1434.16-1434.35" */
  wire [1:0] \rules_10.io_Chan1_out_1_Data ;
  /* hdlname = "rules_10 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1435.16-1435.34" */
  wire [2:0] \rules_10.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_10 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1436.16-1436.35" */
  wire [1:0] \rules_10.io_Chan1_out_2_Data ;
  /* hdlname = "rules_10 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1437.16-1437.34" */
  wire [2:0] \rules_10.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_10 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1438.16-1438.35" */
  wire [1:0] \rules_10.io_Chan1_out_3_Data ;
  /* hdlname = "rules_10 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1439.16-1439.33" */
  wire [2:0] \rules_10.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_10 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1440.16-1440.34" */
  wire [1:0] \rules_10.io_Chan2_in_0_Data ;
  /* hdlname = "rules_10 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1441.16-1441.33" */
  wire [2:0] \rules_10.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_10 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1442.16-1442.34" */
  wire [1:0] \rules_10.io_Chan2_in_1_Data ;
  /* hdlname = "rules_10 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1443.16-1443.33" */
  wire [2:0] \rules_10.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_10 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1444.16-1444.34" */
  wire [1:0] \rules_10.io_Chan2_in_2_Data ;
  /* hdlname = "rules_10 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1445.16-1445.33" */
  wire [2:0] \rules_10.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_10 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1446.16-1446.34" */
  wire [1:0] \rules_10.io_Chan2_in_3_Data ;
  /* hdlname = "rules_10 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1447.16-1447.34" */
  wire [2:0] \rules_10.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_10 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1448.16-1448.35" */
  wire [1:0] \rules_10.io_Chan2_out_0_Data ;
  /* hdlname = "rules_10 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1449.16-1449.34" */
  wire [2:0] \rules_10.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_10 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1450.16-1450.35" */
  wire [1:0] \rules_10.io_Chan2_out_1_Data ;
  /* hdlname = "rules_10 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1451.16-1451.34" */
  wire [2:0] \rules_10.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_10 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1452.16-1452.35" */
  wire [1:0] \rules_10.io_Chan2_out_2_Data ;
  /* hdlname = "rules_10 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1453.16-1453.34" */
  wire [2:0] \rules_10.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_10 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1454.16-1454.35" */
  wire [1:0] \rules_10.io_Chan2_out_3_Data ;
  /* hdlname = "rules_10 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1455.16-1455.33" */
  wire [2:0] \rules_10.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_10 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1456.16-1456.34" */
  wire [1:0] \rules_10.io_Chan3_in_0_Data ;
  /* hdlname = "rules_10 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1457.16-1457.33" */
  wire [2:0] \rules_10.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_10 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1458.16-1458.34" */
  wire [1:0] \rules_10.io_Chan3_in_1_Data ;
  /* hdlname = "rules_10 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1459.16-1459.33" */
  wire [2:0] \rules_10.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_10 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1460.16-1460.34" */
  wire [1:0] \rules_10.io_Chan3_in_2_Data ;
  /* hdlname = "rules_10 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1461.16-1461.33" */
  wire [2:0] \rules_10.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_10 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1462.16-1462.34" */
  wire [1:0] \rules_10.io_Chan3_in_3_Data ;
  /* hdlname = "rules_10 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1463.16-1463.34" */
  wire [2:0] \rules_10.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_10 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1464.16-1464.35" */
  wire [1:0] \rules_10.io_Chan3_out_0_Data ;
  /* hdlname = "rules_10 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1465.16-1465.34" */
  wire [2:0] \rules_10.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_10 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1466.16-1466.35" */
  wire [1:0] \rules_10.io_Chan3_out_1_Data ;
  /* hdlname = "rules_10 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1467.16-1467.34" */
  wire [2:0] \rules_10.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_10 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1468.16-1468.35" */
  wire [1:0] \rules_10.io_Chan3_out_2_Data ;
  /* hdlname = "rules_10 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1469.16-1469.34" */
  wire [2:0] \rules_10.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_10 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1470.16-1470.35" */
  wire [1:0] \rules_10.io_Chan3_out_3_Data ;
  /* hdlname = "rules_10 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1489.16-1489.28" */
  wire [2:0] \rules_10.io_CurCmd_in ;
  /* hdlname = "rules_10 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1490.16-1490.29" */
  wire [2:0] \rules_10.io_CurCmd_out ;
  /* hdlname = "rules_10 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1491.16-1491.28" */
  wire [1:0] \rules_10.io_CurPtr_in ;
  /* hdlname = "rules_10 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1492.16-1492.29" */
  wire [1:0] \rules_10.io_CurPtr_out ;
  /* hdlname = "rules_10 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1487.16-1487.28" */
  wire \rules_10.io_ExGntd_in ;
  /* hdlname = "rules_10 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1488.16-1488.29" */
  wire \rules_10.io_ExGntd_out ;
  /* hdlname = "rules_10 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1471.16-1471.30" */
  wire \rules_10.io_InvSet_in_0 ;
  /* hdlname = "rules_10 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1472.16-1472.30" */
  wire \rules_10.io_InvSet_in_1 ;
  /* hdlname = "rules_10 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1473.16-1473.30" */
  wire \rules_10.io_InvSet_in_2 ;
  /* hdlname = "rules_10 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1474.16-1474.30" */
  wire \rules_10.io_InvSet_in_3 ;
  /* hdlname = "rules_10 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1475.16-1475.31" */
  wire \rules_10.io_InvSet_out_0 ;
  /* hdlname = "rules_10 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1476.16-1476.31" */
  wire \rules_10.io_InvSet_out_1 ;
  /* hdlname = "rules_10 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1477.16-1477.31" */
  wire \rules_10.io_InvSet_out_2 ;
  /* hdlname = "rules_10 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1478.16-1478.31" */
  wire \rules_10.io_InvSet_out_3 ;
  /* hdlname = "rules_10 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1493.16-1493.29" */
  wire [1:0] \rules_10.io_MemData_in ;
  /* hdlname = "rules_10 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1494.16-1494.30" */
  wire [1:0] \rules_10.io_MemData_out ;
  /* hdlname = "rules_10 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1479.16-1479.30" */
  wire \rules_10.io_ShrSet_in_0 ;
  /* hdlname = "rules_10 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1480.16-1480.30" */
  wire \rules_10.io_ShrSet_in_1 ;
  /* hdlname = "rules_10 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1481.16-1481.30" */
  wire \rules_10.io_ShrSet_in_2 ;
  /* hdlname = "rules_10 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1482.16-1482.30" */
  wire \rules_10.io_ShrSet_in_3 ;
  /* hdlname = "rules_10 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1483.16-1483.31" */
  wire \rules_10.io_ShrSet_out_0 ;
  /* hdlname = "rules_10 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1484.16-1484.31" */
  wire \rules_10.io_ShrSet_out_1 ;
  /* hdlname = "rules_10 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1485.16-1485.31" */
  wire \rules_10.io_ShrSet_out_2 ;
  /* hdlname = "rules_10 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1486.16-1486.31" */
  wire \rules_10.io_ShrSet_out_3 ;
  /* hdlname = "rules_10 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1406.16-1406.23" */
  wire \rules_10.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6985.14-6985.36" */
  wire [1:0] rules_10_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6986.14-6986.37" */
  wire [1:0] rules_10_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6898.14-6898.41" */
  wire [1:0] rules_10_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6897.14-6897.42" */
  wire [1:0] rules_10_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6900.14-6900.41" */
  wire [1:0] rules_10_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6899.14-6899.42" */
  wire [1:0] rules_10_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6902.14-6902.41" */
  wire [1:0] rules_10_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6901.14-6901.42" */
  wire [1:0] rules_10_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6904.14-6904.41" */
  wire [1:0] rules_10_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6903.14-6903.42" */
  wire [1:0] rules_10_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6906.14-6906.42" */
  wire [1:0] rules_10_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6905.14-6905.43" */
  wire [1:0] rules_10_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6908.14-6908.42" */
  wire [1:0] rules_10_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6907.14-6907.43" */
  wire [1:0] rules_10_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6910.14-6910.42" */
  wire [1:0] rules_10_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6909.14-6909.43" */
  wire [1:0] rules_10_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6912.14-6912.42" */
  wire [1:0] rules_10_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6911.14-6911.43" */
  wire [1:0] rules_10_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6913.14-6913.40" */
  wire [2:0] rules_10_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6914.14-6914.41" */
  wire [1:0] rules_10_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6915.14-6915.40" */
  wire [2:0] rules_10_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6916.14-6916.41" */
  wire [1:0] rules_10_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6917.14-6917.40" */
  wire [2:0] rules_10_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6918.14-6918.41" */
  wire [1:0] rules_10_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6919.14-6919.40" */
  wire [2:0] rules_10_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6920.14-6920.41" */
  wire [1:0] rules_10_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6921.14-6921.41" */
  wire [2:0] rules_10_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6922.14-6922.42" */
  wire [1:0] rules_10_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6923.14-6923.41" */
  wire [2:0] rules_10_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6924.14-6924.42" */
  wire [1:0] rules_10_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6925.14-6925.41" */
  wire [2:0] rules_10_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6926.14-6926.42" */
  wire [1:0] rules_10_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6927.14-6927.41" */
  wire [2:0] rules_10_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6928.14-6928.42" */
  wire [1:0] rules_10_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6929.14-6929.40" */
  wire [2:0] rules_10_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6930.14-6930.41" */
  wire [1:0] rules_10_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6931.14-6931.40" */
  wire [2:0] rules_10_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6932.14-6932.41" */
  wire [1:0] rules_10_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6933.14-6933.40" */
  wire [2:0] rules_10_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6934.14-6934.41" */
  wire [1:0] rules_10_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6935.14-6935.40" */
  wire [2:0] rules_10_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6936.14-6936.41" */
  wire [1:0] rules_10_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6937.14-6937.41" */
  wire [2:0] rules_10_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6938.14-6938.42" */
  wire [1:0] rules_10_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6939.14-6939.41" */
  wire [2:0] rules_10_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6940.14-6940.42" */
  wire [1:0] rules_10_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6941.14-6941.41" */
  wire [2:0] rules_10_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6942.14-6942.42" */
  wire [1:0] rules_10_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6943.14-6943.41" */
  wire [2:0] rules_10_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6944.14-6944.42" */
  wire [1:0] rules_10_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6945.14-6945.40" */
  wire [2:0] rules_10_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6946.14-6946.41" */
  wire [1:0] rules_10_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6947.14-6947.40" */
  wire [2:0] rules_10_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6948.14-6948.41" */
  wire [1:0] rules_10_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6949.14-6949.40" */
  wire [2:0] rules_10_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6950.14-6950.41" */
  wire [1:0] rules_10_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6951.14-6951.40" */
  wire [2:0] rules_10_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6952.14-6952.41" */
  wire [1:0] rules_10_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6953.14-6953.41" */
  wire [2:0] rules_10_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6954.14-6954.42" */
  wire [1:0] rules_10_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6955.14-6955.41" */
  wire [2:0] rules_10_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6956.14-6956.42" */
  wire [1:0] rules_10_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6957.14-6957.41" */
  wire [2:0] rules_10_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6958.14-6958.42" */
  wire [1:0] rules_10_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6959.14-6959.41" */
  wire [2:0] rules_10_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6960.14-6960.42" */
  wire [1:0] rules_10_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6979.14-6979.35" */
  wire [2:0] rules_10_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6980.14-6980.36" */
  wire [2:0] rules_10_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6981.14-6981.35" */
  wire [1:0] rules_10_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6982.14-6982.36" */
  wire [1:0] rules_10_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6977.9-6977.30" */
  wire rules_10_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6978.9-6978.31" */
  wire rules_10_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6961.9-6961.32" */
  wire rules_10_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6962.9-6962.32" */
  wire rules_10_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6963.9-6963.32" */
  wire rules_10_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6964.9-6964.32" */
  wire rules_10_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6965.9-6965.33" */
  wire rules_10_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6966.9-6966.33" */
  wire rules_10_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6967.9-6967.33" */
  wire rules_10_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6968.9-6968.33" */
  wire rules_10_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6983.14-6983.36" */
  wire [1:0] rules_10_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6984.14-6984.37" */
  wire [1:0] rules_10_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6969.9-6969.32" */
  wire rules_10_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6970.9-6970.32" */
  wire rules_10_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6971.9-6971.32" */
  wire rules_10_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6972.9-6972.32" */
  wire rules_10_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6973.9-6973.33" */
  wire rules_10_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6974.9-6974.33" */
  wire rules_10_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6975.9-6975.33" */
  wire rules_10_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6976.9-6976.33" */
  wire rules_10_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6896.9-6896.25" */
  wire rules_10_io_en_r;
  /* hdlname = "rules_11 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.14-1638.20" */
  wire [2:0] \rules_11._GEN_0 ;
  /* hdlname = "rules_11 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1635.16-1635.29" */
  wire [1:0] \rules_11.io_AuxData_in ;
  /* hdlname = "rules_11 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1636.16-1636.30" */
  wire [1:0] \rules_11.io_AuxData_out ;
  /* hdlname = "rules_11 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1548.16-1548.34" */
  wire [1:0] \rules_11.io_Cache_in_0_Data ;
  /* hdlname = "rules_11 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1547.16-1547.35" */
  wire [1:0] \rules_11.io_Cache_in_0_State ;
  /* hdlname = "rules_11 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1550.16-1550.34" */
  wire [1:0] \rules_11.io_Cache_in_1_Data ;
  /* hdlname = "rules_11 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1549.16-1549.35" */
  wire [1:0] \rules_11.io_Cache_in_1_State ;
  /* hdlname = "rules_11 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1552.16-1552.34" */
  wire [1:0] \rules_11.io_Cache_in_2_Data ;
  /* hdlname = "rules_11 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1551.16-1551.35" */
  wire [1:0] \rules_11.io_Cache_in_2_State ;
  /* hdlname = "rules_11 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1554.16-1554.34" */
  wire [1:0] \rules_11.io_Cache_in_3_Data ;
  /* hdlname = "rules_11 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1553.16-1553.35" */
  wire [1:0] \rules_11.io_Cache_in_3_State ;
  /* hdlname = "rules_11 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1556.16-1556.35" */
  wire [1:0] \rules_11.io_Cache_out_0_Data ;
  /* hdlname = "rules_11 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1555.16-1555.36" */
  wire [1:0] \rules_11.io_Cache_out_0_State ;
  /* hdlname = "rules_11 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1558.16-1558.35" */
  wire [1:0] \rules_11.io_Cache_out_1_Data ;
  /* hdlname = "rules_11 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1557.16-1557.36" */
  wire [1:0] \rules_11.io_Cache_out_1_State ;
  /* hdlname = "rules_11 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1560.16-1560.35" */
  wire [1:0] \rules_11.io_Cache_out_2_Data ;
  /* hdlname = "rules_11 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1559.16-1559.36" */
  wire [1:0] \rules_11.io_Cache_out_2_State ;
  /* hdlname = "rules_11 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1562.16-1562.35" */
  wire [1:0] \rules_11.io_Cache_out_3_Data ;
  /* hdlname = "rules_11 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1561.16-1561.36" */
  wire [1:0] \rules_11.io_Cache_out_3_State ;
  /* hdlname = "rules_11 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1563.16-1563.33" */
  wire [2:0] \rules_11.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_11 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1564.16-1564.34" */
  wire [1:0] \rules_11.io_Chan1_in_0_Data ;
  /* hdlname = "rules_11 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1565.16-1565.33" */
  wire [2:0] \rules_11.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_11 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1566.16-1566.34" */
  wire [1:0] \rules_11.io_Chan1_in_1_Data ;
  /* hdlname = "rules_11 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1567.16-1567.33" */
  wire [2:0] \rules_11.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_11 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1568.16-1568.34" */
  wire [1:0] \rules_11.io_Chan1_in_2_Data ;
  /* hdlname = "rules_11 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1569.16-1569.33" */
  wire [2:0] \rules_11.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_11 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1570.16-1570.34" */
  wire [1:0] \rules_11.io_Chan1_in_3_Data ;
  /* hdlname = "rules_11 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1571.16-1571.34" */
  wire [2:0] \rules_11.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_11 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1572.16-1572.35" */
  wire [1:0] \rules_11.io_Chan1_out_0_Data ;
  /* hdlname = "rules_11 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1573.16-1573.34" */
  wire [2:0] \rules_11.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_11 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1574.16-1574.35" */
  wire [1:0] \rules_11.io_Chan1_out_1_Data ;
  /* hdlname = "rules_11 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1575.16-1575.34" */
  wire [2:0] \rules_11.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_11 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1576.16-1576.35" */
  wire [1:0] \rules_11.io_Chan1_out_2_Data ;
  /* hdlname = "rules_11 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1577.16-1577.34" */
  wire [2:0] \rules_11.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_11 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1578.16-1578.35" */
  wire [1:0] \rules_11.io_Chan1_out_3_Data ;
  /* hdlname = "rules_11 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1579.16-1579.33" */
  wire [2:0] \rules_11.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_11 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1580.16-1580.34" */
  wire [1:0] \rules_11.io_Chan2_in_0_Data ;
  /* hdlname = "rules_11 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1581.16-1581.33" */
  wire [2:0] \rules_11.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_11 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1582.16-1582.34" */
  wire [1:0] \rules_11.io_Chan2_in_1_Data ;
  /* hdlname = "rules_11 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1583.16-1583.33" */
  wire [2:0] \rules_11.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_11 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1584.16-1584.34" */
  wire [1:0] \rules_11.io_Chan2_in_2_Data ;
  /* hdlname = "rules_11 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1585.16-1585.33" */
  wire [2:0] \rules_11.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_11 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1586.16-1586.34" */
  wire [1:0] \rules_11.io_Chan2_in_3_Data ;
  /* hdlname = "rules_11 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1587.16-1587.34" */
  wire [2:0] \rules_11.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_11 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1588.16-1588.35" */
  wire [1:0] \rules_11.io_Chan2_out_0_Data ;
  /* hdlname = "rules_11 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1589.16-1589.34" */
  wire [2:0] \rules_11.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_11 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1590.16-1590.35" */
  wire [1:0] \rules_11.io_Chan2_out_1_Data ;
  /* hdlname = "rules_11 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1591.16-1591.34" */
  wire [2:0] \rules_11.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_11 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1592.16-1592.35" */
  wire [1:0] \rules_11.io_Chan2_out_2_Data ;
  /* hdlname = "rules_11 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1593.16-1593.34" */
  wire [2:0] \rules_11.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_11 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1594.16-1594.35" */
  wire [1:0] \rules_11.io_Chan2_out_3_Data ;
  /* hdlname = "rules_11 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1595.16-1595.33" */
  wire [2:0] \rules_11.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_11 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1596.16-1596.34" */
  wire [1:0] \rules_11.io_Chan3_in_0_Data ;
  /* hdlname = "rules_11 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1597.16-1597.33" */
  wire [2:0] \rules_11.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_11 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1598.16-1598.34" */
  wire [1:0] \rules_11.io_Chan3_in_1_Data ;
  /* hdlname = "rules_11 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1599.16-1599.33" */
  wire [2:0] \rules_11.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_11 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1600.16-1600.34" */
  wire [1:0] \rules_11.io_Chan3_in_2_Data ;
  /* hdlname = "rules_11 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1601.16-1601.33" */
  wire [2:0] \rules_11.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_11 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1602.16-1602.34" */
  wire [1:0] \rules_11.io_Chan3_in_3_Data ;
  /* hdlname = "rules_11 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1603.16-1603.34" */
  wire [2:0] \rules_11.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_11 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1604.16-1604.35" */
  wire [1:0] \rules_11.io_Chan3_out_0_Data ;
  /* hdlname = "rules_11 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1605.16-1605.34" */
  wire [2:0] \rules_11.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_11 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1606.16-1606.35" */
  wire [1:0] \rules_11.io_Chan3_out_1_Data ;
  /* hdlname = "rules_11 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1607.16-1607.34" */
  wire [2:0] \rules_11.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_11 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1608.16-1608.35" */
  wire [1:0] \rules_11.io_Chan3_out_2_Data ;
  /* hdlname = "rules_11 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1609.16-1609.34" */
  wire [2:0] \rules_11.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_11 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1610.16-1610.35" */
  wire [1:0] \rules_11.io_Chan3_out_3_Data ;
  /* hdlname = "rules_11 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1629.16-1629.28" */
  wire [2:0] \rules_11.io_CurCmd_in ;
  /* hdlname = "rules_11 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1630.16-1630.29" */
  wire [2:0] \rules_11.io_CurCmd_out ;
  /* hdlname = "rules_11 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1631.16-1631.28" */
  wire [1:0] \rules_11.io_CurPtr_in ;
  /* hdlname = "rules_11 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1632.16-1632.29" */
  wire [1:0] \rules_11.io_CurPtr_out ;
  /* hdlname = "rules_11 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1627.16-1627.28" */
  wire \rules_11.io_ExGntd_in ;
  /* hdlname = "rules_11 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1628.16-1628.29" */
  wire \rules_11.io_ExGntd_out ;
  /* hdlname = "rules_11 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1611.16-1611.30" */
  wire \rules_11.io_InvSet_in_0 ;
  /* hdlname = "rules_11 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1612.16-1612.30" */
  wire \rules_11.io_InvSet_in_1 ;
  /* hdlname = "rules_11 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1613.16-1613.30" */
  wire \rules_11.io_InvSet_in_2 ;
  /* hdlname = "rules_11 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1614.16-1614.30" */
  wire \rules_11.io_InvSet_in_3 ;
  /* hdlname = "rules_11 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1615.16-1615.31" */
  wire \rules_11.io_InvSet_out_0 ;
  /* hdlname = "rules_11 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1616.16-1616.31" */
  wire \rules_11.io_InvSet_out_1 ;
  /* hdlname = "rules_11 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1617.16-1617.31" */
  wire \rules_11.io_InvSet_out_2 ;
  /* hdlname = "rules_11 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1618.16-1618.31" */
  wire \rules_11.io_InvSet_out_3 ;
  /* hdlname = "rules_11 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1633.16-1633.29" */
  wire [1:0] \rules_11.io_MemData_in ;
  /* hdlname = "rules_11 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1634.16-1634.30" */
  wire [1:0] \rules_11.io_MemData_out ;
  /* hdlname = "rules_11 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1619.16-1619.30" */
  wire \rules_11.io_ShrSet_in_0 ;
  /* hdlname = "rules_11 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1620.16-1620.30" */
  wire \rules_11.io_ShrSet_in_1 ;
  /* hdlname = "rules_11 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1621.16-1621.30" */
  wire \rules_11.io_ShrSet_in_2 ;
  /* hdlname = "rules_11 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1622.16-1622.30" */
  wire \rules_11.io_ShrSet_in_3 ;
  /* hdlname = "rules_11 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1623.16-1623.31" */
  wire \rules_11.io_ShrSet_out_0 ;
  /* hdlname = "rules_11 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1624.16-1624.31" */
  wire \rules_11.io_ShrSet_out_1 ;
  /* hdlname = "rules_11 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1625.16-1625.31" */
  wire \rules_11.io_ShrSet_out_2 ;
  /* hdlname = "rules_11 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1626.16-1626.31" */
  wire \rules_11.io_ShrSet_out_3 ;
  /* hdlname = "rules_11 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1546.16-1546.23" */
  wire \rules_11.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7076.14-7076.36" */
  wire [1:0] rules_11_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7077.14-7077.37" */
  wire [1:0] rules_11_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6989.14-6989.41" */
  wire [1:0] rules_11_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6988.14-6988.42" */
  wire [1:0] rules_11_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6991.14-6991.41" */
  wire [1:0] rules_11_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6990.14-6990.42" */
  wire [1:0] rules_11_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6993.14-6993.41" */
  wire [1:0] rules_11_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6992.14-6992.42" */
  wire [1:0] rules_11_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6995.14-6995.41" */
  wire [1:0] rules_11_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6994.14-6994.42" */
  wire [1:0] rules_11_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6997.14-6997.42" */
  wire [1:0] rules_11_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6996.14-6996.43" */
  wire [1:0] rules_11_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6999.14-6999.42" */
  wire [1:0] rules_11_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6998.14-6998.43" */
  wire [1:0] rules_11_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7001.14-7001.42" */
  wire [1:0] rules_11_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7000.14-7000.43" */
  wire [1:0] rules_11_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7003.14-7003.42" */
  wire [1:0] rules_11_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7002.14-7002.43" */
  wire [1:0] rules_11_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7004.14-7004.40" */
  wire [2:0] rules_11_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7005.14-7005.41" */
  wire [1:0] rules_11_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7006.14-7006.40" */
  wire [2:0] rules_11_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7007.14-7007.41" */
  wire [1:0] rules_11_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7008.14-7008.40" */
  wire [2:0] rules_11_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7009.14-7009.41" */
  wire [1:0] rules_11_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7010.14-7010.40" */
  wire [2:0] rules_11_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7011.14-7011.41" */
  wire [1:0] rules_11_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7012.14-7012.41" */
  wire [2:0] rules_11_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7013.14-7013.42" */
  wire [1:0] rules_11_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7014.14-7014.41" */
  wire [2:0] rules_11_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7015.14-7015.42" */
  wire [1:0] rules_11_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7016.14-7016.41" */
  wire [2:0] rules_11_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7017.14-7017.42" */
  wire [1:0] rules_11_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7018.14-7018.41" */
  wire [2:0] rules_11_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7019.14-7019.42" */
  wire [1:0] rules_11_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7020.14-7020.40" */
  wire [2:0] rules_11_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7021.14-7021.41" */
  wire [1:0] rules_11_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7022.14-7022.40" */
  wire [2:0] rules_11_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7023.14-7023.41" */
  wire [1:0] rules_11_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7024.14-7024.40" */
  wire [2:0] rules_11_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7025.14-7025.41" */
  wire [1:0] rules_11_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7026.14-7026.40" */
  wire [2:0] rules_11_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7027.14-7027.41" */
  wire [1:0] rules_11_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7028.14-7028.41" */
  wire [2:0] rules_11_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7029.14-7029.42" */
  wire [1:0] rules_11_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7030.14-7030.41" */
  wire [2:0] rules_11_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7031.14-7031.42" */
  wire [1:0] rules_11_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7032.14-7032.41" */
  wire [2:0] rules_11_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7033.14-7033.42" */
  wire [1:0] rules_11_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7034.14-7034.41" */
  wire [2:0] rules_11_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7035.14-7035.42" */
  wire [1:0] rules_11_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7036.14-7036.40" */
  wire [2:0] rules_11_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7037.14-7037.41" */
  wire [1:0] rules_11_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7038.14-7038.40" */
  wire [2:0] rules_11_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7039.14-7039.41" */
  wire [1:0] rules_11_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7040.14-7040.40" */
  wire [2:0] rules_11_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7041.14-7041.41" */
  wire [1:0] rules_11_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7042.14-7042.40" */
  wire [2:0] rules_11_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7043.14-7043.41" */
  wire [1:0] rules_11_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7044.14-7044.41" */
  wire [2:0] rules_11_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7045.14-7045.42" */
  wire [1:0] rules_11_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7046.14-7046.41" */
  wire [2:0] rules_11_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7047.14-7047.42" */
  wire [1:0] rules_11_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7048.14-7048.41" */
  wire [2:0] rules_11_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7049.14-7049.42" */
  wire [1:0] rules_11_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7050.14-7050.41" */
  wire [2:0] rules_11_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7051.14-7051.42" */
  wire [1:0] rules_11_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7070.14-7070.35" */
  wire [2:0] rules_11_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7071.14-7071.36" */
  wire [2:0] rules_11_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7072.14-7072.35" */
  wire [1:0] rules_11_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7073.14-7073.36" */
  wire [1:0] rules_11_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7068.9-7068.30" */
  wire rules_11_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7069.9-7069.31" */
  wire rules_11_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7052.9-7052.32" */
  wire rules_11_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7053.9-7053.32" */
  wire rules_11_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7054.9-7054.32" */
  wire rules_11_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7055.9-7055.32" */
  wire rules_11_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7056.9-7056.33" */
  wire rules_11_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7057.9-7057.33" */
  wire rules_11_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7058.9-7058.33" */
  wire rules_11_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7059.9-7059.33" */
  wire rules_11_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7074.14-7074.36" */
  wire [1:0] rules_11_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7075.14-7075.37" */
  wire [1:0] rules_11_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7060.9-7060.32" */
  wire rules_11_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7061.9-7061.32" */
  wire rules_11_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7062.9-7062.32" */
  wire rules_11_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7063.9-7063.32" */
  wire rules_11_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7064.9-7064.33" */
  wire rules_11_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7065.9-7065.33" */
  wire rules_11_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7066.9-7066.33" */
  wire rules_11_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7067.9-7067.33" */
  wire rules_11_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6987.9-6987.25" */
  wire rules_11_io_en_r;
  /* hdlname = "rules_12 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.14-1779.20" */
  wire [2:0] \rules_12._GEN_0 ;
  /* hdlname = "rules_12 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1776.16-1776.29" */
  wire [1:0] \rules_12.io_AuxData_in ;
  /* hdlname = "rules_12 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1777.16-1777.30" */
  wire [1:0] \rules_12.io_AuxData_out ;
  /* hdlname = "rules_12 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1689.16-1689.34" */
  wire [1:0] \rules_12.io_Cache_in_0_Data ;
  /* hdlname = "rules_12 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1688.16-1688.35" */
  wire [1:0] \rules_12.io_Cache_in_0_State ;
  /* hdlname = "rules_12 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1691.16-1691.34" */
  wire [1:0] \rules_12.io_Cache_in_1_Data ;
  /* hdlname = "rules_12 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1690.16-1690.35" */
  wire [1:0] \rules_12.io_Cache_in_1_State ;
  /* hdlname = "rules_12 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1693.16-1693.34" */
  wire [1:0] \rules_12.io_Cache_in_2_Data ;
  /* hdlname = "rules_12 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1692.16-1692.35" */
  wire [1:0] \rules_12.io_Cache_in_2_State ;
  /* hdlname = "rules_12 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1695.16-1695.34" */
  wire [1:0] \rules_12.io_Cache_in_3_Data ;
  /* hdlname = "rules_12 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1694.16-1694.35" */
  wire [1:0] \rules_12.io_Cache_in_3_State ;
  /* hdlname = "rules_12 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1697.16-1697.35" */
  wire [1:0] \rules_12.io_Cache_out_0_Data ;
  /* hdlname = "rules_12 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1696.16-1696.36" */
  wire [1:0] \rules_12.io_Cache_out_0_State ;
  /* hdlname = "rules_12 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1699.16-1699.35" */
  wire [1:0] \rules_12.io_Cache_out_1_Data ;
  /* hdlname = "rules_12 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1698.16-1698.36" */
  wire [1:0] \rules_12.io_Cache_out_1_State ;
  /* hdlname = "rules_12 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1701.16-1701.35" */
  wire [1:0] \rules_12.io_Cache_out_2_Data ;
  /* hdlname = "rules_12 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1700.16-1700.36" */
  wire [1:0] \rules_12.io_Cache_out_2_State ;
  /* hdlname = "rules_12 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1703.16-1703.35" */
  wire [1:0] \rules_12.io_Cache_out_3_Data ;
  /* hdlname = "rules_12 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1702.16-1702.36" */
  wire [1:0] \rules_12.io_Cache_out_3_State ;
  /* hdlname = "rules_12 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1704.16-1704.33" */
  wire [2:0] \rules_12.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_12 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1705.16-1705.34" */
  wire [1:0] \rules_12.io_Chan1_in_0_Data ;
  /* hdlname = "rules_12 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1706.16-1706.33" */
  wire [2:0] \rules_12.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_12 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1707.16-1707.34" */
  wire [1:0] \rules_12.io_Chan1_in_1_Data ;
  /* hdlname = "rules_12 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1708.16-1708.33" */
  wire [2:0] \rules_12.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_12 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1709.16-1709.34" */
  wire [1:0] \rules_12.io_Chan1_in_2_Data ;
  /* hdlname = "rules_12 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1710.16-1710.33" */
  wire [2:0] \rules_12.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_12 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1711.16-1711.34" */
  wire [1:0] \rules_12.io_Chan1_in_3_Data ;
  /* hdlname = "rules_12 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1712.16-1712.34" */
  wire [2:0] \rules_12.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_12 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1713.16-1713.35" */
  wire [1:0] \rules_12.io_Chan1_out_0_Data ;
  /* hdlname = "rules_12 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1714.16-1714.34" */
  wire [2:0] \rules_12.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_12 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1715.16-1715.35" */
  wire [1:0] \rules_12.io_Chan1_out_1_Data ;
  /* hdlname = "rules_12 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1716.16-1716.34" */
  wire [2:0] \rules_12.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_12 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1717.16-1717.35" */
  wire [1:0] \rules_12.io_Chan1_out_2_Data ;
  /* hdlname = "rules_12 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1718.16-1718.34" */
  wire [2:0] \rules_12.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_12 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1719.16-1719.35" */
  wire [1:0] \rules_12.io_Chan1_out_3_Data ;
  /* hdlname = "rules_12 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1720.16-1720.33" */
  wire [2:0] \rules_12.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_12 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1721.16-1721.34" */
  wire [1:0] \rules_12.io_Chan2_in_0_Data ;
  /* hdlname = "rules_12 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1722.16-1722.33" */
  wire [2:0] \rules_12.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_12 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1723.16-1723.34" */
  wire [1:0] \rules_12.io_Chan2_in_1_Data ;
  /* hdlname = "rules_12 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1724.16-1724.33" */
  wire [2:0] \rules_12.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_12 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1725.16-1725.34" */
  wire [1:0] \rules_12.io_Chan2_in_2_Data ;
  /* hdlname = "rules_12 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1726.16-1726.33" */
  wire [2:0] \rules_12.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_12 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1727.16-1727.34" */
  wire [1:0] \rules_12.io_Chan2_in_3_Data ;
  /* hdlname = "rules_12 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1728.16-1728.34" */
  wire [2:0] \rules_12.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_12 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1729.16-1729.35" */
  wire [1:0] \rules_12.io_Chan2_out_0_Data ;
  /* hdlname = "rules_12 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1730.16-1730.34" */
  wire [2:0] \rules_12.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_12 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1731.16-1731.35" */
  wire [1:0] \rules_12.io_Chan2_out_1_Data ;
  /* hdlname = "rules_12 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1732.16-1732.34" */
  wire [2:0] \rules_12.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_12 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1733.16-1733.35" */
  wire [1:0] \rules_12.io_Chan2_out_2_Data ;
  /* hdlname = "rules_12 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1734.16-1734.34" */
  wire [2:0] \rules_12.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_12 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1735.16-1735.35" */
  wire [1:0] \rules_12.io_Chan2_out_3_Data ;
  /* hdlname = "rules_12 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1736.16-1736.33" */
  wire [2:0] \rules_12.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_12 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1737.16-1737.34" */
  wire [1:0] \rules_12.io_Chan3_in_0_Data ;
  /* hdlname = "rules_12 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1738.16-1738.33" */
  wire [2:0] \rules_12.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_12 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1739.16-1739.34" */
  wire [1:0] \rules_12.io_Chan3_in_1_Data ;
  /* hdlname = "rules_12 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1740.16-1740.33" */
  wire [2:0] \rules_12.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_12 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1741.16-1741.34" */
  wire [1:0] \rules_12.io_Chan3_in_2_Data ;
  /* hdlname = "rules_12 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1742.16-1742.33" */
  wire [2:0] \rules_12.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_12 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1743.16-1743.34" */
  wire [1:0] \rules_12.io_Chan3_in_3_Data ;
  /* hdlname = "rules_12 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1744.16-1744.34" */
  wire [2:0] \rules_12.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_12 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1745.16-1745.35" */
  wire [1:0] \rules_12.io_Chan3_out_0_Data ;
  /* hdlname = "rules_12 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1746.16-1746.34" */
  wire [2:0] \rules_12.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_12 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1747.16-1747.35" */
  wire [1:0] \rules_12.io_Chan3_out_1_Data ;
  /* hdlname = "rules_12 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1748.16-1748.34" */
  wire [2:0] \rules_12.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_12 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1749.16-1749.35" */
  wire [1:0] \rules_12.io_Chan3_out_2_Data ;
  /* hdlname = "rules_12 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1750.16-1750.34" */
  wire [2:0] \rules_12.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_12 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1751.16-1751.35" */
  wire [1:0] \rules_12.io_Chan3_out_3_Data ;
  /* hdlname = "rules_12 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1770.16-1770.28" */
  wire [2:0] \rules_12.io_CurCmd_in ;
  /* hdlname = "rules_12 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1771.16-1771.29" */
  wire [2:0] \rules_12.io_CurCmd_out ;
  /* hdlname = "rules_12 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1772.16-1772.28" */
  wire [1:0] \rules_12.io_CurPtr_in ;
  /* hdlname = "rules_12 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1773.16-1773.29" */
  wire [1:0] \rules_12.io_CurPtr_out ;
  /* hdlname = "rules_12 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1768.16-1768.28" */
  wire \rules_12.io_ExGntd_in ;
  /* hdlname = "rules_12 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1769.16-1769.29" */
  wire \rules_12.io_ExGntd_out ;
  /* hdlname = "rules_12 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1752.16-1752.30" */
  wire \rules_12.io_InvSet_in_0 ;
  /* hdlname = "rules_12 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1753.16-1753.30" */
  wire \rules_12.io_InvSet_in_1 ;
  /* hdlname = "rules_12 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1754.16-1754.30" */
  wire \rules_12.io_InvSet_in_2 ;
  /* hdlname = "rules_12 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1755.16-1755.30" */
  wire \rules_12.io_InvSet_in_3 ;
  /* hdlname = "rules_12 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1756.16-1756.31" */
  wire \rules_12.io_InvSet_out_0 ;
  /* hdlname = "rules_12 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1757.16-1757.31" */
  wire \rules_12.io_InvSet_out_1 ;
  /* hdlname = "rules_12 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1758.16-1758.31" */
  wire \rules_12.io_InvSet_out_2 ;
  /* hdlname = "rules_12 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1759.16-1759.31" */
  wire \rules_12.io_InvSet_out_3 ;
  /* hdlname = "rules_12 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1774.16-1774.29" */
  wire [1:0] \rules_12.io_MemData_in ;
  /* hdlname = "rules_12 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1775.16-1775.30" */
  wire [1:0] \rules_12.io_MemData_out ;
  /* hdlname = "rules_12 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1760.16-1760.30" */
  wire \rules_12.io_ShrSet_in_0 ;
  /* hdlname = "rules_12 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1761.16-1761.30" */
  wire \rules_12.io_ShrSet_in_1 ;
  /* hdlname = "rules_12 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1762.16-1762.30" */
  wire \rules_12.io_ShrSet_in_2 ;
  /* hdlname = "rules_12 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1763.16-1763.30" */
  wire \rules_12.io_ShrSet_in_3 ;
  /* hdlname = "rules_12 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1764.16-1764.31" */
  wire \rules_12.io_ShrSet_out_0 ;
  /* hdlname = "rules_12 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1765.16-1765.31" */
  wire \rules_12.io_ShrSet_out_1 ;
  /* hdlname = "rules_12 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1766.16-1766.31" */
  wire \rules_12.io_ShrSet_out_2 ;
  /* hdlname = "rules_12 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1767.16-1767.31" */
  wire \rules_12.io_ShrSet_out_3 ;
  /* hdlname = "rules_12 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1687.16-1687.23" */
  wire \rules_12.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7167.14-7167.36" */
  wire [1:0] rules_12_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7168.14-7168.37" */
  wire [1:0] rules_12_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7080.14-7080.41" */
  wire [1:0] rules_12_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7079.14-7079.42" */
  wire [1:0] rules_12_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7082.14-7082.41" */
  wire [1:0] rules_12_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7081.14-7081.42" */
  wire [1:0] rules_12_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7084.14-7084.41" */
  wire [1:0] rules_12_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7083.14-7083.42" */
  wire [1:0] rules_12_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7086.14-7086.41" */
  wire [1:0] rules_12_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7085.14-7085.42" */
  wire [1:0] rules_12_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7088.14-7088.42" */
  wire [1:0] rules_12_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7087.14-7087.43" */
  wire [1:0] rules_12_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7090.14-7090.42" */
  wire [1:0] rules_12_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7089.14-7089.43" */
  wire [1:0] rules_12_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7092.14-7092.42" */
  wire [1:0] rules_12_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7091.14-7091.43" */
  wire [1:0] rules_12_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7094.14-7094.42" */
  wire [1:0] rules_12_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7093.14-7093.43" */
  wire [1:0] rules_12_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7095.14-7095.40" */
  wire [2:0] rules_12_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7096.14-7096.41" */
  wire [1:0] rules_12_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7097.14-7097.40" */
  wire [2:0] rules_12_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7098.14-7098.41" */
  wire [1:0] rules_12_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7099.14-7099.40" */
  wire [2:0] rules_12_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7100.14-7100.41" */
  wire [1:0] rules_12_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7101.14-7101.40" */
  wire [2:0] rules_12_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7102.14-7102.41" */
  wire [1:0] rules_12_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7103.14-7103.41" */
  wire [2:0] rules_12_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7104.14-7104.42" */
  wire [1:0] rules_12_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7105.14-7105.41" */
  wire [2:0] rules_12_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7106.14-7106.42" */
  wire [1:0] rules_12_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7107.14-7107.41" */
  wire [2:0] rules_12_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7108.14-7108.42" */
  wire [1:0] rules_12_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7109.14-7109.41" */
  wire [2:0] rules_12_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7110.14-7110.42" */
  wire [1:0] rules_12_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7111.14-7111.40" */
  wire [2:0] rules_12_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7112.14-7112.41" */
  wire [1:0] rules_12_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7113.14-7113.40" */
  wire [2:0] rules_12_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7114.14-7114.41" */
  wire [1:0] rules_12_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7115.14-7115.40" */
  wire [2:0] rules_12_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7116.14-7116.41" */
  wire [1:0] rules_12_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7117.14-7117.40" */
  wire [2:0] rules_12_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7118.14-7118.41" */
  wire [1:0] rules_12_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7119.14-7119.41" */
  wire [2:0] rules_12_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7120.14-7120.42" */
  wire [1:0] rules_12_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7121.14-7121.41" */
  wire [2:0] rules_12_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7122.14-7122.42" */
  wire [1:0] rules_12_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7123.14-7123.41" */
  wire [2:0] rules_12_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7124.14-7124.42" */
  wire [1:0] rules_12_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7125.14-7125.41" */
  wire [2:0] rules_12_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7126.14-7126.42" */
  wire [1:0] rules_12_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7127.14-7127.40" */
  wire [2:0] rules_12_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7128.14-7128.41" */
  wire [1:0] rules_12_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7129.14-7129.40" */
  wire [2:0] rules_12_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7130.14-7130.41" */
  wire [1:0] rules_12_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7131.14-7131.40" */
  wire [2:0] rules_12_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7132.14-7132.41" */
  wire [1:0] rules_12_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7133.14-7133.40" */
  wire [2:0] rules_12_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7134.14-7134.41" */
  wire [1:0] rules_12_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7135.14-7135.41" */
  wire [2:0] rules_12_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7136.14-7136.42" */
  wire [1:0] rules_12_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7137.14-7137.41" */
  wire [2:0] rules_12_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7138.14-7138.42" */
  wire [1:0] rules_12_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7139.14-7139.41" */
  wire [2:0] rules_12_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7140.14-7140.42" */
  wire [1:0] rules_12_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7141.14-7141.41" */
  wire [2:0] rules_12_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7142.14-7142.42" */
  wire [1:0] rules_12_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7161.14-7161.35" */
  wire [2:0] rules_12_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7162.14-7162.36" */
  wire [2:0] rules_12_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7163.14-7163.35" */
  wire [1:0] rules_12_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7164.14-7164.36" */
  wire [1:0] rules_12_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7159.9-7159.30" */
  wire rules_12_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7160.9-7160.31" */
  wire rules_12_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7143.9-7143.32" */
  wire rules_12_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7144.9-7144.32" */
  wire rules_12_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7145.9-7145.32" */
  wire rules_12_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7146.9-7146.32" */
  wire rules_12_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7147.9-7147.33" */
  wire rules_12_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7148.9-7148.33" */
  wire rules_12_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7149.9-7149.33" */
  wire rules_12_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7150.9-7150.33" */
  wire rules_12_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7165.14-7165.36" */
  wire [1:0] rules_12_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7166.14-7166.37" */
  wire [1:0] rules_12_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7151.9-7151.32" */
  wire rules_12_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7152.9-7152.32" */
  wire rules_12_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7153.9-7153.32" */
  wire rules_12_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7154.9-7154.32" */
  wire rules_12_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7155.9-7155.33" */
  wire rules_12_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7156.9-7156.33" */
  wire rules_12_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7157.9-7157.33" */
  wire rules_12_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7158.9-7158.33" */
  wire rules_12_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7078.9-7078.25" */
  wire rules_12_io_en_r;
  /* hdlname = "rules_13 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.14-1920.20" */
  wire [2:0] \rules_13._GEN_0 ;
  /* hdlname = "rules_13 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1917.16-1917.29" */
  wire [1:0] \rules_13.io_AuxData_in ;
  /* hdlname = "rules_13 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1918.16-1918.30" */
  wire [1:0] \rules_13.io_AuxData_out ;
  /* hdlname = "rules_13 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1830.16-1830.34" */
  wire [1:0] \rules_13.io_Cache_in_0_Data ;
  /* hdlname = "rules_13 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1829.16-1829.35" */
  wire [1:0] \rules_13.io_Cache_in_0_State ;
  /* hdlname = "rules_13 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1832.16-1832.34" */
  wire [1:0] \rules_13.io_Cache_in_1_Data ;
  /* hdlname = "rules_13 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1831.16-1831.35" */
  wire [1:0] \rules_13.io_Cache_in_1_State ;
  /* hdlname = "rules_13 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1834.16-1834.34" */
  wire [1:0] \rules_13.io_Cache_in_2_Data ;
  /* hdlname = "rules_13 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1833.16-1833.35" */
  wire [1:0] \rules_13.io_Cache_in_2_State ;
  /* hdlname = "rules_13 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1836.16-1836.34" */
  wire [1:0] \rules_13.io_Cache_in_3_Data ;
  /* hdlname = "rules_13 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1835.16-1835.35" */
  wire [1:0] \rules_13.io_Cache_in_3_State ;
  /* hdlname = "rules_13 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1838.16-1838.35" */
  wire [1:0] \rules_13.io_Cache_out_0_Data ;
  /* hdlname = "rules_13 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1837.16-1837.36" */
  wire [1:0] \rules_13.io_Cache_out_0_State ;
  /* hdlname = "rules_13 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1840.16-1840.35" */
  wire [1:0] \rules_13.io_Cache_out_1_Data ;
  /* hdlname = "rules_13 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1839.16-1839.36" */
  wire [1:0] \rules_13.io_Cache_out_1_State ;
  /* hdlname = "rules_13 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1842.16-1842.35" */
  wire [1:0] \rules_13.io_Cache_out_2_Data ;
  /* hdlname = "rules_13 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1841.16-1841.36" */
  wire [1:0] \rules_13.io_Cache_out_2_State ;
  /* hdlname = "rules_13 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1844.16-1844.35" */
  wire [1:0] \rules_13.io_Cache_out_3_Data ;
  /* hdlname = "rules_13 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1843.16-1843.36" */
  wire [1:0] \rules_13.io_Cache_out_3_State ;
  /* hdlname = "rules_13 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1845.16-1845.33" */
  wire [2:0] \rules_13.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_13 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1846.16-1846.34" */
  wire [1:0] \rules_13.io_Chan1_in_0_Data ;
  /* hdlname = "rules_13 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1847.16-1847.33" */
  wire [2:0] \rules_13.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_13 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1848.16-1848.34" */
  wire [1:0] \rules_13.io_Chan1_in_1_Data ;
  /* hdlname = "rules_13 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1849.16-1849.33" */
  wire [2:0] \rules_13.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_13 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1850.16-1850.34" */
  wire [1:0] \rules_13.io_Chan1_in_2_Data ;
  /* hdlname = "rules_13 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1851.16-1851.33" */
  wire [2:0] \rules_13.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_13 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1852.16-1852.34" */
  wire [1:0] \rules_13.io_Chan1_in_3_Data ;
  /* hdlname = "rules_13 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1853.16-1853.34" */
  wire [2:0] \rules_13.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_13 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1854.16-1854.35" */
  wire [1:0] \rules_13.io_Chan1_out_0_Data ;
  /* hdlname = "rules_13 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1855.16-1855.34" */
  wire [2:0] \rules_13.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_13 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1856.16-1856.35" */
  wire [1:0] \rules_13.io_Chan1_out_1_Data ;
  /* hdlname = "rules_13 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1857.16-1857.34" */
  wire [2:0] \rules_13.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_13 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1858.16-1858.35" */
  wire [1:0] \rules_13.io_Chan1_out_2_Data ;
  /* hdlname = "rules_13 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1859.16-1859.34" */
  wire [2:0] \rules_13.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_13 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1860.16-1860.35" */
  wire [1:0] \rules_13.io_Chan1_out_3_Data ;
  /* hdlname = "rules_13 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1861.16-1861.33" */
  wire [2:0] \rules_13.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_13 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1862.16-1862.34" */
  wire [1:0] \rules_13.io_Chan2_in_0_Data ;
  /* hdlname = "rules_13 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1863.16-1863.33" */
  wire [2:0] \rules_13.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_13 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1864.16-1864.34" */
  wire [1:0] \rules_13.io_Chan2_in_1_Data ;
  /* hdlname = "rules_13 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1865.16-1865.33" */
  wire [2:0] \rules_13.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_13 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1866.16-1866.34" */
  wire [1:0] \rules_13.io_Chan2_in_2_Data ;
  /* hdlname = "rules_13 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1867.16-1867.33" */
  wire [2:0] \rules_13.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_13 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1868.16-1868.34" */
  wire [1:0] \rules_13.io_Chan2_in_3_Data ;
  /* hdlname = "rules_13 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1869.16-1869.34" */
  wire [2:0] \rules_13.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_13 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1870.16-1870.35" */
  wire [1:0] \rules_13.io_Chan2_out_0_Data ;
  /* hdlname = "rules_13 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1871.16-1871.34" */
  wire [2:0] \rules_13.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_13 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1872.16-1872.35" */
  wire [1:0] \rules_13.io_Chan2_out_1_Data ;
  /* hdlname = "rules_13 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1873.16-1873.34" */
  wire [2:0] \rules_13.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_13 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1874.16-1874.35" */
  wire [1:0] \rules_13.io_Chan2_out_2_Data ;
  /* hdlname = "rules_13 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1875.16-1875.34" */
  wire [2:0] \rules_13.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_13 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1876.16-1876.35" */
  wire [1:0] \rules_13.io_Chan2_out_3_Data ;
  /* hdlname = "rules_13 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1877.16-1877.33" */
  wire [2:0] \rules_13.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_13 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1878.16-1878.34" */
  wire [1:0] \rules_13.io_Chan3_in_0_Data ;
  /* hdlname = "rules_13 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1879.16-1879.33" */
  wire [2:0] \rules_13.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_13 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1880.16-1880.34" */
  wire [1:0] \rules_13.io_Chan3_in_1_Data ;
  /* hdlname = "rules_13 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1881.16-1881.33" */
  wire [2:0] \rules_13.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_13 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1882.16-1882.34" */
  wire [1:0] \rules_13.io_Chan3_in_2_Data ;
  /* hdlname = "rules_13 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1883.16-1883.33" */
  wire [2:0] \rules_13.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_13 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1884.16-1884.34" */
  wire [1:0] \rules_13.io_Chan3_in_3_Data ;
  /* hdlname = "rules_13 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1885.16-1885.34" */
  wire [2:0] \rules_13.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_13 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1886.16-1886.35" */
  wire [1:0] \rules_13.io_Chan3_out_0_Data ;
  /* hdlname = "rules_13 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1887.16-1887.34" */
  wire [2:0] \rules_13.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_13 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1888.16-1888.35" */
  wire [1:0] \rules_13.io_Chan3_out_1_Data ;
  /* hdlname = "rules_13 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1889.16-1889.34" */
  wire [2:0] \rules_13.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_13 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1890.16-1890.35" */
  wire [1:0] \rules_13.io_Chan3_out_2_Data ;
  /* hdlname = "rules_13 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1891.16-1891.34" */
  wire [2:0] \rules_13.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_13 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1892.16-1892.35" */
  wire [1:0] \rules_13.io_Chan3_out_3_Data ;
  /* hdlname = "rules_13 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1911.16-1911.28" */
  wire [2:0] \rules_13.io_CurCmd_in ;
  /* hdlname = "rules_13 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1912.16-1912.29" */
  wire [2:0] \rules_13.io_CurCmd_out ;
  /* hdlname = "rules_13 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1913.16-1913.28" */
  wire [1:0] \rules_13.io_CurPtr_in ;
  /* hdlname = "rules_13 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1914.16-1914.29" */
  wire [1:0] \rules_13.io_CurPtr_out ;
  /* hdlname = "rules_13 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1909.16-1909.28" */
  wire \rules_13.io_ExGntd_in ;
  /* hdlname = "rules_13 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1910.16-1910.29" */
  wire \rules_13.io_ExGntd_out ;
  /* hdlname = "rules_13 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1893.16-1893.30" */
  wire \rules_13.io_InvSet_in_0 ;
  /* hdlname = "rules_13 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1894.16-1894.30" */
  wire \rules_13.io_InvSet_in_1 ;
  /* hdlname = "rules_13 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1895.16-1895.30" */
  wire \rules_13.io_InvSet_in_2 ;
  /* hdlname = "rules_13 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1896.16-1896.30" */
  wire \rules_13.io_InvSet_in_3 ;
  /* hdlname = "rules_13 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1897.16-1897.31" */
  wire \rules_13.io_InvSet_out_0 ;
  /* hdlname = "rules_13 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1898.16-1898.31" */
  wire \rules_13.io_InvSet_out_1 ;
  /* hdlname = "rules_13 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1899.16-1899.31" */
  wire \rules_13.io_InvSet_out_2 ;
  /* hdlname = "rules_13 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1900.16-1900.31" */
  wire \rules_13.io_InvSet_out_3 ;
  /* hdlname = "rules_13 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1915.16-1915.29" */
  wire [1:0] \rules_13.io_MemData_in ;
  /* hdlname = "rules_13 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1916.16-1916.30" */
  wire [1:0] \rules_13.io_MemData_out ;
  /* hdlname = "rules_13 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1901.16-1901.30" */
  wire \rules_13.io_ShrSet_in_0 ;
  /* hdlname = "rules_13 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1902.16-1902.30" */
  wire \rules_13.io_ShrSet_in_1 ;
  /* hdlname = "rules_13 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1903.16-1903.30" */
  wire \rules_13.io_ShrSet_in_2 ;
  /* hdlname = "rules_13 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1904.16-1904.30" */
  wire \rules_13.io_ShrSet_in_3 ;
  /* hdlname = "rules_13 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1905.16-1905.31" */
  wire \rules_13.io_ShrSet_out_0 ;
  /* hdlname = "rules_13 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1906.16-1906.31" */
  wire \rules_13.io_ShrSet_out_1 ;
  /* hdlname = "rules_13 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1907.16-1907.31" */
  wire \rules_13.io_ShrSet_out_2 ;
  /* hdlname = "rules_13 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1908.16-1908.31" */
  wire \rules_13.io_ShrSet_out_3 ;
  /* hdlname = "rules_13 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1828.16-1828.23" */
  wire \rules_13.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7258.14-7258.36" */
  wire [1:0] rules_13_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7259.14-7259.37" */
  wire [1:0] rules_13_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7171.14-7171.41" */
  wire [1:0] rules_13_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7170.14-7170.42" */
  wire [1:0] rules_13_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7173.14-7173.41" */
  wire [1:0] rules_13_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7172.14-7172.42" */
  wire [1:0] rules_13_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7175.14-7175.41" */
  wire [1:0] rules_13_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7174.14-7174.42" */
  wire [1:0] rules_13_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7177.14-7177.41" */
  wire [1:0] rules_13_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7176.14-7176.42" */
  wire [1:0] rules_13_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7179.14-7179.42" */
  wire [1:0] rules_13_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7178.14-7178.43" */
  wire [1:0] rules_13_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7181.14-7181.42" */
  wire [1:0] rules_13_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7180.14-7180.43" */
  wire [1:0] rules_13_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7183.14-7183.42" */
  wire [1:0] rules_13_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7182.14-7182.43" */
  wire [1:0] rules_13_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7185.14-7185.42" */
  wire [1:0] rules_13_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7184.14-7184.43" */
  wire [1:0] rules_13_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7186.14-7186.40" */
  wire [2:0] rules_13_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7187.14-7187.41" */
  wire [1:0] rules_13_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7188.14-7188.40" */
  wire [2:0] rules_13_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7189.14-7189.41" */
  wire [1:0] rules_13_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7190.14-7190.40" */
  wire [2:0] rules_13_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7191.14-7191.41" */
  wire [1:0] rules_13_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7192.14-7192.40" */
  wire [2:0] rules_13_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7193.14-7193.41" */
  wire [1:0] rules_13_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7194.14-7194.41" */
  wire [2:0] rules_13_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7195.14-7195.42" */
  wire [1:0] rules_13_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7196.14-7196.41" */
  wire [2:0] rules_13_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7197.14-7197.42" */
  wire [1:0] rules_13_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7198.14-7198.41" */
  wire [2:0] rules_13_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7199.14-7199.42" */
  wire [1:0] rules_13_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7200.14-7200.41" */
  wire [2:0] rules_13_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7201.14-7201.42" */
  wire [1:0] rules_13_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7202.14-7202.40" */
  wire [2:0] rules_13_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7203.14-7203.41" */
  wire [1:0] rules_13_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7204.14-7204.40" */
  wire [2:0] rules_13_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7205.14-7205.41" */
  wire [1:0] rules_13_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7206.14-7206.40" */
  wire [2:0] rules_13_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7207.14-7207.41" */
  wire [1:0] rules_13_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7208.14-7208.40" */
  wire [2:0] rules_13_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7209.14-7209.41" */
  wire [1:0] rules_13_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7210.14-7210.41" */
  wire [2:0] rules_13_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7211.14-7211.42" */
  wire [1:0] rules_13_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7212.14-7212.41" */
  wire [2:0] rules_13_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7213.14-7213.42" */
  wire [1:0] rules_13_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7214.14-7214.41" */
  wire [2:0] rules_13_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7215.14-7215.42" */
  wire [1:0] rules_13_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7216.14-7216.41" */
  wire [2:0] rules_13_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7217.14-7217.42" */
  wire [1:0] rules_13_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7218.14-7218.40" */
  wire [2:0] rules_13_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7219.14-7219.41" */
  wire [1:0] rules_13_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7220.14-7220.40" */
  wire [2:0] rules_13_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7221.14-7221.41" */
  wire [1:0] rules_13_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7222.14-7222.40" */
  wire [2:0] rules_13_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7223.14-7223.41" */
  wire [1:0] rules_13_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7224.14-7224.40" */
  wire [2:0] rules_13_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7225.14-7225.41" */
  wire [1:0] rules_13_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7226.14-7226.41" */
  wire [2:0] rules_13_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7227.14-7227.42" */
  wire [1:0] rules_13_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7228.14-7228.41" */
  wire [2:0] rules_13_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7229.14-7229.42" */
  wire [1:0] rules_13_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7230.14-7230.41" */
  wire [2:0] rules_13_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7231.14-7231.42" */
  wire [1:0] rules_13_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7232.14-7232.41" */
  wire [2:0] rules_13_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7233.14-7233.42" */
  wire [1:0] rules_13_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7252.14-7252.35" */
  wire [2:0] rules_13_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7253.14-7253.36" */
  wire [2:0] rules_13_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7254.14-7254.35" */
  wire [1:0] rules_13_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7255.14-7255.36" */
  wire [1:0] rules_13_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7250.9-7250.30" */
  wire rules_13_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7251.9-7251.31" */
  wire rules_13_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7234.9-7234.32" */
  wire rules_13_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7235.9-7235.32" */
  wire rules_13_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7236.9-7236.32" */
  wire rules_13_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7237.9-7237.32" */
  wire rules_13_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7238.9-7238.33" */
  wire rules_13_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7239.9-7239.33" */
  wire rules_13_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7240.9-7240.33" */
  wire rules_13_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7241.9-7241.33" */
  wire rules_13_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7256.14-7256.36" */
  wire [1:0] rules_13_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7257.14-7257.37" */
  wire [1:0] rules_13_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7242.9-7242.32" */
  wire rules_13_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7243.9-7243.32" */
  wire rules_13_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7244.9-7244.32" */
  wire rules_13_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7245.9-7245.32" */
  wire rules_13_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7246.9-7246.33" */
  wire rules_13_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7247.9-7247.33" */
  wire rules_13_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7248.9-7248.33" */
  wire rules_13_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7249.9-7249.33" */
  wire rules_13_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7169.9-7169.25" */
  wire rules_13_io_en_r;
  /* hdlname = "rules_14 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.14-2061.20" */
  wire [2:0] \rules_14._GEN_0 ;
  /* hdlname = "rules_14 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.14-2062.20" */
  wire [1:0] \rules_14._GEN_1 ;
  /* hdlname = "rules_14 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.14-2063.20" */
  wire [2:0] \rules_14._GEN_2 ;
  /* hdlname = "rules_14 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.9-2064.15" */
  wire \rules_14._GEN_3 ;
  /* hdlname = "rules_14 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.9-2065.15" */
  wire \rules_14._GEN_4 ;
  /* hdlname = "rules_14 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.9-2066.15" */
  wire \rules_14._GEN_5 ;
  /* hdlname = "rules_14 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2058.16-2058.29" */
  wire [1:0] \rules_14.io_AuxData_in ;
  /* hdlname = "rules_14 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2059.16-2059.30" */
  wire [1:0] \rules_14.io_AuxData_out ;
  /* hdlname = "rules_14 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1971.16-1971.34" */
  wire [1:0] \rules_14.io_Cache_in_0_Data ;
  /* hdlname = "rules_14 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1970.16-1970.35" */
  wire [1:0] \rules_14.io_Cache_in_0_State ;
  /* hdlname = "rules_14 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1973.16-1973.34" */
  wire [1:0] \rules_14.io_Cache_in_1_Data ;
  /* hdlname = "rules_14 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1972.16-1972.35" */
  wire [1:0] \rules_14.io_Cache_in_1_State ;
  /* hdlname = "rules_14 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1975.16-1975.34" */
  wire [1:0] \rules_14.io_Cache_in_2_Data ;
  /* hdlname = "rules_14 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1974.16-1974.35" */
  wire [1:0] \rules_14.io_Cache_in_2_State ;
  /* hdlname = "rules_14 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1977.16-1977.34" */
  wire [1:0] \rules_14.io_Cache_in_3_Data ;
  /* hdlname = "rules_14 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1976.16-1976.35" */
  wire [1:0] \rules_14.io_Cache_in_3_State ;
  /* hdlname = "rules_14 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1979.16-1979.35" */
  wire [1:0] \rules_14.io_Cache_out_0_Data ;
  /* hdlname = "rules_14 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1978.16-1978.36" */
  wire [1:0] \rules_14.io_Cache_out_0_State ;
  /* hdlname = "rules_14 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1981.16-1981.35" */
  wire [1:0] \rules_14.io_Cache_out_1_Data ;
  /* hdlname = "rules_14 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1980.16-1980.36" */
  wire [1:0] \rules_14.io_Cache_out_1_State ;
  /* hdlname = "rules_14 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1983.16-1983.35" */
  wire [1:0] \rules_14.io_Cache_out_2_Data ;
  /* hdlname = "rules_14 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1982.16-1982.36" */
  wire [1:0] \rules_14.io_Cache_out_2_State ;
  /* hdlname = "rules_14 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1985.16-1985.35" */
  wire [1:0] \rules_14.io_Cache_out_3_Data ;
  /* hdlname = "rules_14 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1984.16-1984.36" */
  wire [1:0] \rules_14.io_Cache_out_3_State ;
  /* hdlname = "rules_14 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1986.16-1986.33" */
  wire [2:0] \rules_14.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_14 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1987.16-1987.34" */
  wire [1:0] \rules_14.io_Chan1_in_0_Data ;
  /* hdlname = "rules_14 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1988.16-1988.33" */
  wire [2:0] \rules_14.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_14 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1989.16-1989.34" */
  wire [1:0] \rules_14.io_Chan1_in_1_Data ;
  /* hdlname = "rules_14 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1990.16-1990.33" */
  wire [2:0] \rules_14.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_14 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1991.16-1991.34" */
  wire [1:0] \rules_14.io_Chan1_in_2_Data ;
  /* hdlname = "rules_14 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1992.16-1992.33" */
  wire [2:0] \rules_14.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_14 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1993.16-1993.34" */
  wire [1:0] \rules_14.io_Chan1_in_3_Data ;
  /* hdlname = "rules_14 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1994.16-1994.34" */
  wire [2:0] \rules_14.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_14 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1995.16-1995.35" */
  wire [1:0] \rules_14.io_Chan1_out_0_Data ;
  /* hdlname = "rules_14 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1996.16-1996.34" */
  wire [2:0] \rules_14.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_14 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1997.16-1997.35" */
  wire [1:0] \rules_14.io_Chan1_out_1_Data ;
  /* hdlname = "rules_14 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1998.16-1998.34" */
  wire [2:0] \rules_14.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_14 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1999.16-1999.35" */
  wire [1:0] \rules_14.io_Chan1_out_2_Data ;
  /* hdlname = "rules_14 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2000.16-2000.34" */
  wire [2:0] \rules_14.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_14 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2001.16-2001.35" */
  wire [1:0] \rules_14.io_Chan1_out_3_Data ;
  /* hdlname = "rules_14 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2002.16-2002.33" */
  wire [2:0] \rules_14.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_14 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2003.16-2003.34" */
  wire [1:0] \rules_14.io_Chan2_in_0_Data ;
  /* hdlname = "rules_14 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2004.16-2004.33" */
  wire [2:0] \rules_14.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_14 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2005.16-2005.34" */
  wire [1:0] \rules_14.io_Chan2_in_1_Data ;
  /* hdlname = "rules_14 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2006.16-2006.33" */
  wire [2:0] \rules_14.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_14 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2007.16-2007.34" */
  wire [1:0] \rules_14.io_Chan2_in_2_Data ;
  /* hdlname = "rules_14 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2008.16-2008.33" */
  wire [2:0] \rules_14.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_14 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2009.16-2009.34" */
  wire [1:0] \rules_14.io_Chan2_in_3_Data ;
  /* hdlname = "rules_14 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2010.16-2010.34" */
  wire [2:0] \rules_14.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_14 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2011.16-2011.35" */
  wire [1:0] \rules_14.io_Chan2_out_0_Data ;
  /* hdlname = "rules_14 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2012.16-2012.34" */
  wire [2:0] \rules_14.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_14 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2013.16-2013.35" */
  wire [1:0] \rules_14.io_Chan2_out_1_Data ;
  /* hdlname = "rules_14 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2014.16-2014.34" */
  wire [2:0] \rules_14.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_14 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2015.16-2015.35" */
  wire [1:0] \rules_14.io_Chan2_out_2_Data ;
  /* hdlname = "rules_14 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2016.16-2016.34" */
  wire [2:0] \rules_14.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_14 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2017.16-2017.35" */
  wire [1:0] \rules_14.io_Chan2_out_3_Data ;
  /* hdlname = "rules_14 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2018.16-2018.33" */
  wire [2:0] \rules_14.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_14 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2019.16-2019.34" */
  wire [1:0] \rules_14.io_Chan3_in_0_Data ;
  /* hdlname = "rules_14 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2020.16-2020.33" */
  wire [2:0] \rules_14.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_14 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2021.16-2021.34" */
  wire [1:0] \rules_14.io_Chan3_in_1_Data ;
  /* hdlname = "rules_14 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2022.16-2022.33" */
  wire [2:0] \rules_14.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_14 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2023.16-2023.34" */
  wire [1:0] \rules_14.io_Chan3_in_2_Data ;
  /* hdlname = "rules_14 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2024.16-2024.33" */
  wire [2:0] \rules_14.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_14 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2025.16-2025.34" */
  wire [1:0] \rules_14.io_Chan3_in_3_Data ;
  /* hdlname = "rules_14 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2026.16-2026.34" */
  wire [2:0] \rules_14.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_14 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2027.16-2027.35" */
  wire [1:0] \rules_14.io_Chan3_out_0_Data ;
  /* hdlname = "rules_14 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2028.16-2028.34" */
  wire [2:0] \rules_14.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_14 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2029.16-2029.35" */
  wire [1:0] \rules_14.io_Chan3_out_1_Data ;
  /* hdlname = "rules_14 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2030.16-2030.34" */
  wire [2:0] \rules_14.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_14 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2031.16-2031.35" */
  wire [1:0] \rules_14.io_Chan3_out_2_Data ;
  /* hdlname = "rules_14 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2032.16-2032.34" */
  wire [2:0] \rules_14.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_14 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2033.16-2033.35" */
  wire [1:0] \rules_14.io_Chan3_out_3_Data ;
  /* hdlname = "rules_14 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2052.16-2052.28" */
  wire [2:0] \rules_14.io_CurCmd_in ;
  /* hdlname = "rules_14 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2053.16-2053.29" */
  wire [2:0] \rules_14.io_CurCmd_out ;
  /* hdlname = "rules_14 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2054.16-2054.28" */
  wire [1:0] \rules_14.io_CurPtr_in ;
  /* hdlname = "rules_14 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2055.16-2055.29" */
  wire [1:0] \rules_14.io_CurPtr_out ;
  /* hdlname = "rules_14 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2050.16-2050.28" */
  wire \rules_14.io_ExGntd_in ;
  /* hdlname = "rules_14 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2051.16-2051.29" */
  wire \rules_14.io_ExGntd_out ;
  /* hdlname = "rules_14 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2034.16-2034.30" */
  wire \rules_14.io_InvSet_in_0 ;
  /* hdlname = "rules_14 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2035.16-2035.30" */
  wire \rules_14.io_InvSet_in_1 ;
  /* hdlname = "rules_14 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2036.16-2036.30" */
  wire \rules_14.io_InvSet_in_2 ;
  /* hdlname = "rules_14 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2037.16-2037.30" */
  wire \rules_14.io_InvSet_in_3 ;
  /* hdlname = "rules_14 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2038.16-2038.31" */
  wire \rules_14.io_InvSet_out_0 ;
  /* hdlname = "rules_14 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2039.16-2039.31" */
  wire \rules_14.io_InvSet_out_1 ;
  /* hdlname = "rules_14 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2040.16-2040.31" */
  wire \rules_14.io_InvSet_out_2 ;
  /* hdlname = "rules_14 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2041.16-2041.31" */
  wire \rules_14.io_InvSet_out_3 ;
  /* hdlname = "rules_14 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2056.16-2056.29" */
  wire [1:0] \rules_14.io_MemData_in ;
  /* hdlname = "rules_14 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2057.16-2057.30" */
  wire [1:0] \rules_14.io_MemData_out ;
  /* hdlname = "rules_14 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2042.16-2042.30" */
  wire \rules_14.io_ShrSet_in_0 ;
  /* hdlname = "rules_14 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2043.16-2043.30" */
  wire \rules_14.io_ShrSet_in_1 ;
  /* hdlname = "rules_14 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2044.16-2044.30" */
  wire \rules_14.io_ShrSet_in_2 ;
  /* hdlname = "rules_14 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2045.16-2045.30" */
  wire \rules_14.io_ShrSet_in_3 ;
  /* hdlname = "rules_14 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2046.16-2046.31" */
  wire \rules_14.io_ShrSet_out_0 ;
  /* hdlname = "rules_14 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2047.16-2047.31" */
  wire \rules_14.io_ShrSet_out_1 ;
  /* hdlname = "rules_14 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2048.16-2048.31" */
  wire \rules_14.io_ShrSet_out_2 ;
  /* hdlname = "rules_14 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2049.16-2049.31" */
  wire \rules_14.io_ShrSet_out_3 ;
  /* hdlname = "rules_14 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1969.16-1969.23" */
  wire \rules_14.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7349.14-7349.36" */
  wire [1:0] rules_14_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7350.14-7350.37" */
  wire [1:0] rules_14_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7262.14-7262.41" */
  wire [1:0] rules_14_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7261.14-7261.42" */
  wire [1:0] rules_14_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7264.14-7264.41" */
  wire [1:0] rules_14_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7263.14-7263.42" */
  wire [1:0] rules_14_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7266.14-7266.41" */
  wire [1:0] rules_14_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7265.14-7265.42" */
  wire [1:0] rules_14_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7268.14-7268.41" */
  wire [1:0] rules_14_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7267.14-7267.42" */
  wire [1:0] rules_14_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7270.14-7270.42" */
  wire [1:0] rules_14_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7269.14-7269.43" */
  wire [1:0] rules_14_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7272.14-7272.42" */
  wire [1:0] rules_14_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7271.14-7271.43" */
  wire [1:0] rules_14_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7274.14-7274.42" */
  wire [1:0] rules_14_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7273.14-7273.43" */
  wire [1:0] rules_14_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7276.14-7276.42" */
  wire [1:0] rules_14_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7275.14-7275.43" */
  wire [1:0] rules_14_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7277.14-7277.40" */
  wire [2:0] rules_14_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7278.14-7278.41" */
  wire [1:0] rules_14_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7279.14-7279.40" */
  wire [2:0] rules_14_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7280.14-7280.41" */
  wire [1:0] rules_14_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7281.14-7281.40" */
  wire [2:0] rules_14_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7282.14-7282.41" */
  wire [1:0] rules_14_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7283.14-7283.40" */
  wire [2:0] rules_14_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7284.14-7284.41" */
  wire [1:0] rules_14_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7285.14-7285.41" */
  wire [2:0] rules_14_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7286.14-7286.42" */
  wire [1:0] rules_14_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7287.14-7287.41" */
  wire [2:0] rules_14_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7288.14-7288.42" */
  wire [1:0] rules_14_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7289.14-7289.41" */
  wire [2:0] rules_14_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7290.14-7290.42" */
  wire [1:0] rules_14_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7291.14-7291.41" */
  wire [2:0] rules_14_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7292.14-7292.42" */
  wire [1:0] rules_14_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7293.14-7293.40" */
  wire [2:0] rules_14_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7294.14-7294.41" */
  wire [1:0] rules_14_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7295.14-7295.40" */
  wire [2:0] rules_14_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7296.14-7296.41" */
  wire [1:0] rules_14_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7297.14-7297.40" */
  wire [2:0] rules_14_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7298.14-7298.41" */
  wire [1:0] rules_14_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7299.14-7299.40" */
  wire [2:0] rules_14_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7300.14-7300.41" */
  wire [1:0] rules_14_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7301.14-7301.41" */
  wire [2:0] rules_14_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7302.14-7302.42" */
  wire [1:0] rules_14_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7303.14-7303.41" */
  wire [2:0] rules_14_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7304.14-7304.42" */
  wire [1:0] rules_14_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7305.14-7305.41" */
  wire [2:0] rules_14_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7306.14-7306.42" */
  wire [1:0] rules_14_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7307.14-7307.41" */
  wire [2:0] rules_14_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7308.14-7308.42" */
  wire [1:0] rules_14_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7309.14-7309.40" */
  wire [2:0] rules_14_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7310.14-7310.41" */
  wire [1:0] rules_14_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7311.14-7311.40" */
  wire [2:0] rules_14_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7312.14-7312.41" */
  wire [1:0] rules_14_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7313.14-7313.40" */
  wire [2:0] rules_14_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7314.14-7314.41" */
  wire [1:0] rules_14_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7315.14-7315.40" */
  wire [2:0] rules_14_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7316.14-7316.41" */
  wire [1:0] rules_14_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7317.14-7317.41" */
  wire [2:0] rules_14_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7318.14-7318.42" */
  wire [1:0] rules_14_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7319.14-7319.41" */
  wire [2:0] rules_14_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7320.14-7320.42" */
  wire [1:0] rules_14_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7321.14-7321.41" */
  wire [2:0] rules_14_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7322.14-7322.42" */
  wire [1:0] rules_14_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7323.14-7323.41" */
  wire [2:0] rules_14_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7324.14-7324.42" */
  wire [1:0] rules_14_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7343.14-7343.35" */
  wire [2:0] rules_14_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7344.14-7344.36" */
  wire [2:0] rules_14_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7345.14-7345.35" */
  wire [1:0] rules_14_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7346.14-7346.36" */
  wire [1:0] rules_14_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7341.9-7341.30" */
  wire rules_14_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7342.9-7342.31" */
  wire rules_14_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7325.9-7325.32" */
  wire rules_14_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7326.9-7326.32" */
  wire rules_14_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7327.9-7327.32" */
  wire rules_14_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7328.9-7328.32" */
  wire rules_14_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7329.9-7329.33" */
  wire rules_14_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7330.9-7330.33" */
  wire rules_14_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7331.9-7331.33" */
  wire rules_14_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7332.9-7332.33" */
  wire rules_14_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7347.14-7347.36" */
  wire [1:0] rules_14_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7348.14-7348.37" */
  wire [1:0] rules_14_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7333.9-7333.32" */
  wire rules_14_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7334.9-7334.32" */
  wire rules_14_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7335.9-7335.32" */
  wire rules_14_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7336.9-7336.32" */
  wire rules_14_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7337.9-7337.33" */
  wire rules_14_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7338.9-7338.33" */
  wire rules_14_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7339.9-7339.33" */
  wire rules_14_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7340.9-7340.33" */
  wire rules_14_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7260.9-7260.25" */
  wire rules_14_io_en_r;
  /* hdlname = "rules_15 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.14-2206.20" */
  wire [2:0] \rules_15._GEN_0 ;
  /* hdlname = "rules_15 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.14-2207.20" */
  wire [1:0] \rules_15._GEN_1 ;
  /* hdlname = "rules_15 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.14-2208.20" */
  wire [2:0] \rules_15._GEN_2 ;
  /* hdlname = "rules_15 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.9-2209.15" */
  wire \rules_15._GEN_3 ;
  /* hdlname = "rules_15 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.9-2210.15" */
  wire \rules_15._GEN_4 ;
  /* hdlname = "rules_15 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.9-2211.15" */
  wire \rules_15._GEN_5 ;
  /* hdlname = "rules_15 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2203.16-2203.29" */
  wire [1:0] \rules_15.io_AuxData_in ;
  /* hdlname = "rules_15 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2204.16-2204.30" */
  wire [1:0] \rules_15.io_AuxData_out ;
  /* hdlname = "rules_15 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2116.16-2116.34" */
  wire [1:0] \rules_15.io_Cache_in_0_Data ;
  /* hdlname = "rules_15 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2115.16-2115.35" */
  wire [1:0] \rules_15.io_Cache_in_0_State ;
  /* hdlname = "rules_15 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2118.16-2118.34" */
  wire [1:0] \rules_15.io_Cache_in_1_Data ;
  /* hdlname = "rules_15 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2117.16-2117.35" */
  wire [1:0] \rules_15.io_Cache_in_1_State ;
  /* hdlname = "rules_15 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2120.16-2120.34" */
  wire [1:0] \rules_15.io_Cache_in_2_Data ;
  /* hdlname = "rules_15 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2119.16-2119.35" */
  wire [1:0] \rules_15.io_Cache_in_2_State ;
  /* hdlname = "rules_15 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2122.16-2122.34" */
  wire [1:0] \rules_15.io_Cache_in_3_Data ;
  /* hdlname = "rules_15 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2121.16-2121.35" */
  wire [1:0] \rules_15.io_Cache_in_3_State ;
  /* hdlname = "rules_15 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2124.16-2124.35" */
  wire [1:0] \rules_15.io_Cache_out_0_Data ;
  /* hdlname = "rules_15 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2123.16-2123.36" */
  wire [1:0] \rules_15.io_Cache_out_0_State ;
  /* hdlname = "rules_15 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2126.16-2126.35" */
  wire [1:0] \rules_15.io_Cache_out_1_Data ;
  /* hdlname = "rules_15 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2125.16-2125.36" */
  wire [1:0] \rules_15.io_Cache_out_1_State ;
  /* hdlname = "rules_15 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2128.16-2128.35" */
  wire [1:0] \rules_15.io_Cache_out_2_Data ;
  /* hdlname = "rules_15 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2127.16-2127.36" */
  wire [1:0] \rules_15.io_Cache_out_2_State ;
  /* hdlname = "rules_15 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2130.16-2130.35" */
  wire [1:0] \rules_15.io_Cache_out_3_Data ;
  /* hdlname = "rules_15 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2129.16-2129.36" */
  wire [1:0] \rules_15.io_Cache_out_3_State ;
  /* hdlname = "rules_15 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2131.16-2131.33" */
  wire [2:0] \rules_15.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_15 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2132.16-2132.34" */
  wire [1:0] \rules_15.io_Chan1_in_0_Data ;
  /* hdlname = "rules_15 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2133.16-2133.33" */
  wire [2:0] \rules_15.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_15 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2134.16-2134.34" */
  wire [1:0] \rules_15.io_Chan1_in_1_Data ;
  /* hdlname = "rules_15 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2135.16-2135.33" */
  wire [2:0] \rules_15.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_15 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2136.16-2136.34" */
  wire [1:0] \rules_15.io_Chan1_in_2_Data ;
  /* hdlname = "rules_15 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2137.16-2137.33" */
  wire [2:0] \rules_15.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_15 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2138.16-2138.34" */
  wire [1:0] \rules_15.io_Chan1_in_3_Data ;
  /* hdlname = "rules_15 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2139.16-2139.34" */
  wire [2:0] \rules_15.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_15 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2140.16-2140.35" */
  wire [1:0] \rules_15.io_Chan1_out_0_Data ;
  /* hdlname = "rules_15 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2141.16-2141.34" */
  wire [2:0] \rules_15.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_15 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2142.16-2142.35" */
  wire [1:0] \rules_15.io_Chan1_out_1_Data ;
  /* hdlname = "rules_15 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2143.16-2143.34" */
  wire [2:0] \rules_15.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_15 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2144.16-2144.35" */
  wire [1:0] \rules_15.io_Chan1_out_2_Data ;
  /* hdlname = "rules_15 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2145.16-2145.34" */
  wire [2:0] \rules_15.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_15 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2146.16-2146.35" */
  wire [1:0] \rules_15.io_Chan1_out_3_Data ;
  /* hdlname = "rules_15 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2147.16-2147.33" */
  wire [2:0] \rules_15.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_15 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2148.16-2148.34" */
  wire [1:0] \rules_15.io_Chan2_in_0_Data ;
  /* hdlname = "rules_15 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2149.16-2149.33" */
  wire [2:0] \rules_15.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_15 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2150.16-2150.34" */
  wire [1:0] \rules_15.io_Chan2_in_1_Data ;
  /* hdlname = "rules_15 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2151.16-2151.33" */
  wire [2:0] \rules_15.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_15 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2152.16-2152.34" */
  wire [1:0] \rules_15.io_Chan2_in_2_Data ;
  /* hdlname = "rules_15 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2153.16-2153.33" */
  wire [2:0] \rules_15.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_15 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2154.16-2154.34" */
  wire [1:0] \rules_15.io_Chan2_in_3_Data ;
  /* hdlname = "rules_15 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2155.16-2155.34" */
  wire [2:0] \rules_15.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_15 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2156.16-2156.35" */
  wire [1:0] \rules_15.io_Chan2_out_0_Data ;
  /* hdlname = "rules_15 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2157.16-2157.34" */
  wire [2:0] \rules_15.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_15 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2158.16-2158.35" */
  wire [1:0] \rules_15.io_Chan2_out_1_Data ;
  /* hdlname = "rules_15 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2159.16-2159.34" */
  wire [2:0] \rules_15.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_15 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2160.16-2160.35" */
  wire [1:0] \rules_15.io_Chan2_out_2_Data ;
  /* hdlname = "rules_15 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2161.16-2161.34" */
  wire [2:0] \rules_15.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_15 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2162.16-2162.35" */
  wire [1:0] \rules_15.io_Chan2_out_3_Data ;
  /* hdlname = "rules_15 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2163.16-2163.33" */
  wire [2:0] \rules_15.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_15 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2164.16-2164.34" */
  wire [1:0] \rules_15.io_Chan3_in_0_Data ;
  /* hdlname = "rules_15 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2165.16-2165.33" */
  wire [2:0] \rules_15.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_15 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2166.16-2166.34" */
  wire [1:0] \rules_15.io_Chan3_in_1_Data ;
  /* hdlname = "rules_15 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2167.16-2167.33" */
  wire [2:0] \rules_15.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_15 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2168.16-2168.34" */
  wire [1:0] \rules_15.io_Chan3_in_2_Data ;
  /* hdlname = "rules_15 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2169.16-2169.33" */
  wire [2:0] \rules_15.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_15 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2170.16-2170.34" */
  wire [1:0] \rules_15.io_Chan3_in_3_Data ;
  /* hdlname = "rules_15 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2171.16-2171.34" */
  wire [2:0] \rules_15.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_15 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2172.16-2172.35" */
  wire [1:0] \rules_15.io_Chan3_out_0_Data ;
  /* hdlname = "rules_15 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2173.16-2173.34" */
  wire [2:0] \rules_15.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_15 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2174.16-2174.35" */
  wire [1:0] \rules_15.io_Chan3_out_1_Data ;
  /* hdlname = "rules_15 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2175.16-2175.34" */
  wire [2:0] \rules_15.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_15 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2176.16-2176.35" */
  wire [1:0] \rules_15.io_Chan3_out_2_Data ;
  /* hdlname = "rules_15 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2177.16-2177.34" */
  wire [2:0] \rules_15.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_15 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2178.16-2178.35" */
  wire [1:0] \rules_15.io_Chan3_out_3_Data ;
  /* hdlname = "rules_15 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2197.16-2197.28" */
  wire [2:0] \rules_15.io_CurCmd_in ;
  /* hdlname = "rules_15 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2198.16-2198.29" */
  wire [2:0] \rules_15.io_CurCmd_out ;
  /* hdlname = "rules_15 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2199.16-2199.28" */
  wire [1:0] \rules_15.io_CurPtr_in ;
  /* hdlname = "rules_15 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2200.16-2200.29" */
  wire [1:0] \rules_15.io_CurPtr_out ;
  /* hdlname = "rules_15 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2195.16-2195.28" */
  wire \rules_15.io_ExGntd_in ;
  /* hdlname = "rules_15 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2196.16-2196.29" */
  wire \rules_15.io_ExGntd_out ;
  /* hdlname = "rules_15 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2179.16-2179.30" */
  wire \rules_15.io_InvSet_in_0 ;
  /* hdlname = "rules_15 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2180.16-2180.30" */
  wire \rules_15.io_InvSet_in_1 ;
  /* hdlname = "rules_15 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2181.16-2181.30" */
  wire \rules_15.io_InvSet_in_2 ;
  /* hdlname = "rules_15 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2182.16-2182.30" */
  wire \rules_15.io_InvSet_in_3 ;
  /* hdlname = "rules_15 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2183.16-2183.31" */
  wire \rules_15.io_InvSet_out_0 ;
  /* hdlname = "rules_15 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2184.16-2184.31" */
  wire \rules_15.io_InvSet_out_1 ;
  /* hdlname = "rules_15 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2185.16-2185.31" */
  wire \rules_15.io_InvSet_out_2 ;
  /* hdlname = "rules_15 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2186.16-2186.31" */
  wire \rules_15.io_InvSet_out_3 ;
  /* hdlname = "rules_15 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2201.16-2201.29" */
  wire [1:0] \rules_15.io_MemData_in ;
  /* hdlname = "rules_15 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2202.16-2202.30" */
  wire [1:0] \rules_15.io_MemData_out ;
  /* hdlname = "rules_15 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2187.16-2187.30" */
  wire \rules_15.io_ShrSet_in_0 ;
  /* hdlname = "rules_15 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2188.16-2188.30" */
  wire \rules_15.io_ShrSet_in_1 ;
  /* hdlname = "rules_15 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2189.16-2189.30" */
  wire \rules_15.io_ShrSet_in_2 ;
  /* hdlname = "rules_15 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2190.16-2190.30" */
  wire \rules_15.io_ShrSet_in_3 ;
  /* hdlname = "rules_15 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2191.16-2191.31" */
  wire \rules_15.io_ShrSet_out_0 ;
  /* hdlname = "rules_15 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2192.16-2192.31" */
  wire \rules_15.io_ShrSet_out_1 ;
  /* hdlname = "rules_15 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2193.16-2193.31" */
  wire \rules_15.io_ShrSet_out_2 ;
  /* hdlname = "rules_15 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2194.16-2194.31" */
  wire \rules_15.io_ShrSet_out_3 ;
  /* hdlname = "rules_15 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2114.16-2114.23" */
  wire \rules_15.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7440.14-7440.36" */
  wire [1:0] rules_15_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7441.14-7441.37" */
  wire [1:0] rules_15_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7353.14-7353.41" */
  wire [1:0] rules_15_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7352.14-7352.42" */
  wire [1:0] rules_15_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7355.14-7355.41" */
  wire [1:0] rules_15_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7354.14-7354.42" */
  wire [1:0] rules_15_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7357.14-7357.41" */
  wire [1:0] rules_15_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7356.14-7356.42" */
  wire [1:0] rules_15_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7359.14-7359.41" */
  wire [1:0] rules_15_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7358.14-7358.42" */
  wire [1:0] rules_15_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7361.14-7361.42" */
  wire [1:0] rules_15_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7360.14-7360.43" */
  wire [1:0] rules_15_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7363.14-7363.42" */
  wire [1:0] rules_15_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7362.14-7362.43" */
  wire [1:0] rules_15_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7365.14-7365.42" */
  wire [1:0] rules_15_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7364.14-7364.43" */
  wire [1:0] rules_15_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7367.14-7367.42" */
  wire [1:0] rules_15_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7366.14-7366.43" */
  wire [1:0] rules_15_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7368.14-7368.40" */
  wire [2:0] rules_15_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7369.14-7369.41" */
  wire [1:0] rules_15_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7370.14-7370.40" */
  wire [2:0] rules_15_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7371.14-7371.41" */
  wire [1:0] rules_15_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7372.14-7372.40" */
  wire [2:0] rules_15_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7373.14-7373.41" */
  wire [1:0] rules_15_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7374.14-7374.40" */
  wire [2:0] rules_15_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7375.14-7375.41" */
  wire [1:0] rules_15_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7376.14-7376.41" */
  wire [2:0] rules_15_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7377.14-7377.42" */
  wire [1:0] rules_15_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7378.14-7378.41" */
  wire [2:0] rules_15_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7379.14-7379.42" */
  wire [1:0] rules_15_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7380.14-7380.41" */
  wire [2:0] rules_15_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7381.14-7381.42" */
  wire [1:0] rules_15_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7382.14-7382.41" */
  wire [2:0] rules_15_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7383.14-7383.42" */
  wire [1:0] rules_15_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7384.14-7384.40" */
  wire [2:0] rules_15_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7385.14-7385.41" */
  wire [1:0] rules_15_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7386.14-7386.40" */
  wire [2:0] rules_15_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7387.14-7387.41" */
  wire [1:0] rules_15_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7388.14-7388.40" */
  wire [2:0] rules_15_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7389.14-7389.41" */
  wire [1:0] rules_15_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7390.14-7390.40" */
  wire [2:0] rules_15_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7391.14-7391.41" */
  wire [1:0] rules_15_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7392.14-7392.41" */
  wire [2:0] rules_15_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7393.14-7393.42" */
  wire [1:0] rules_15_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7394.14-7394.41" */
  wire [2:0] rules_15_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7395.14-7395.42" */
  wire [1:0] rules_15_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7396.14-7396.41" */
  wire [2:0] rules_15_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7397.14-7397.42" */
  wire [1:0] rules_15_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7398.14-7398.41" */
  wire [2:0] rules_15_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7399.14-7399.42" */
  wire [1:0] rules_15_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7400.14-7400.40" */
  wire [2:0] rules_15_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7401.14-7401.41" */
  wire [1:0] rules_15_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7402.14-7402.40" */
  wire [2:0] rules_15_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7403.14-7403.41" */
  wire [1:0] rules_15_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7404.14-7404.40" */
  wire [2:0] rules_15_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7405.14-7405.41" */
  wire [1:0] rules_15_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7406.14-7406.40" */
  wire [2:0] rules_15_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7407.14-7407.41" */
  wire [1:0] rules_15_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7408.14-7408.41" */
  wire [2:0] rules_15_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7409.14-7409.42" */
  wire [1:0] rules_15_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7410.14-7410.41" */
  wire [2:0] rules_15_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7411.14-7411.42" */
  wire [1:0] rules_15_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7412.14-7412.41" */
  wire [2:0] rules_15_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7413.14-7413.42" */
  wire [1:0] rules_15_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7414.14-7414.41" */
  wire [2:0] rules_15_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7415.14-7415.42" */
  wire [1:0] rules_15_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7434.14-7434.35" */
  wire [2:0] rules_15_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7435.14-7435.36" */
  wire [2:0] rules_15_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7436.14-7436.35" */
  wire [1:0] rules_15_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7437.14-7437.36" */
  wire [1:0] rules_15_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7432.9-7432.30" */
  wire rules_15_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7433.9-7433.31" */
  wire rules_15_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7416.9-7416.32" */
  wire rules_15_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7417.9-7417.32" */
  wire rules_15_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7418.9-7418.32" */
  wire rules_15_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7419.9-7419.32" */
  wire rules_15_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7420.9-7420.33" */
  wire rules_15_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7421.9-7421.33" */
  wire rules_15_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7422.9-7422.33" */
  wire rules_15_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7423.9-7423.33" */
  wire rules_15_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7438.14-7438.36" */
  wire [1:0] rules_15_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7439.14-7439.37" */
  wire [1:0] rules_15_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7424.9-7424.32" */
  wire rules_15_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7425.9-7425.32" */
  wire rules_15_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7426.9-7426.32" */
  wire rules_15_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7427.9-7427.32" */
  wire rules_15_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7428.9-7428.33" */
  wire rules_15_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7429.9-7429.33" */
  wire rules_15_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7430.9-7430.33" */
  wire rules_15_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7431.9-7431.33" */
  wire rules_15_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7351.9-7351.25" */
  wire rules_15_io_en_r;
  /* hdlname = "rules_16 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.14-2351.20" */
  wire [2:0] \rules_16._GEN_0 ;
  /* hdlname = "rules_16 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.14-2352.20" */
  wire [1:0] \rules_16._GEN_1 ;
  /* hdlname = "rules_16 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.14-2353.20" */
  wire [2:0] \rules_16._GEN_2 ;
  /* hdlname = "rules_16 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.9-2354.15" */
  wire \rules_16._GEN_3 ;
  /* hdlname = "rules_16 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.9-2355.15" */
  wire \rules_16._GEN_4 ;
  /* hdlname = "rules_16 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.9-2356.15" */
  wire \rules_16._GEN_5 ;
  /* hdlname = "rules_16 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2348.16-2348.29" */
  wire [1:0] \rules_16.io_AuxData_in ;
  /* hdlname = "rules_16 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2349.16-2349.30" */
  wire [1:0] \rules_16.io_AuxData_out ;
  /* hdlname = "rules_16 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2261.16-2261.34" */
  wire [1:0] \rules_16.io_Cache_in_0_Data ;
  /* hdlname = "rules_16 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2260.16-2260.35" */
  wire [1:0] \rules_16.io_Cache_in_0_State ;
  /* hdlname = "rules_16 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2263.16-2263.34" */
  wire [1:0] \rules_16.io_Cache_in_1_Data ;
  /* hdlname = "rules_16 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2262.16-2262.35" */
  wire [1:0] \rules_16.io_Cache_in_1_State ;
  /* hdlname = "rules_16 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2265.16-2265.34" */
  wire [1:0] \rules_16.io_Cache_in_2_Data ;
  /* hdlname = "rules_16 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2264.16-2264.35" */
  wire [1:0] \rules_16.io_Cache_in_2_State ;
  /* hdlname = "rules_16 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2267.16-2267.34" */
  wire [1:0] \rules_16.io_Cache_in_3_Data ;
  /* hdlname = "rules_16 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2266.16-2266.35" */
  wire [1:0] \rules_16.io_Cache_in_3_State ;
  /* hdlname = "rules_16 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2269.16-2269.35" */
  wire [1:0] \rules_16.io_Cache_out_0_Data ;
  /* hdlname = "rules_16 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2268.16-2268.36" */
  wire [1:0] \rules_16.io_Cache_out_0_State ;
  /* hdlname = "rules_16 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2271.16-2271.35" */
  wire [1:0] \rules_16.io_Cache_out_1_Data ;
  /* hdlname = "rules_16 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2270.16-2270.36" */
  wire [1:0] \rules_16.io_Cache_out_1_State ;
  /* hdlname = "rules_16 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2273.16-2273.35" */
  wire [1:0] \rules_16.io_Cache_out_2_Data ;
  /* hdlname = "rules_16 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2272.16-2272.36" */
  wire [1:0] \rules_16.io_Cache_out_2_State ;
  /* hdlname = "rules_16 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2275.16-2275.35" */
  wire [1:0] \rules_16.io_Cache_out_3_Data ;
  /* hdlname = "rules_16 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2274.16-2274.36" */
  wire [1:0] \rules_16.io_Cache_out_3_State ;
  /* hdlname = "rules_16 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2276.16-2276.33" */
  wire [2:0] \rules_16.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_16 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2277.16-2277.34" */
  wire [1:0] \rules_16.io_Chan1_in_0_Data ;
  /* hdlname = "rules_16 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2278.16-2278.33" */
  wire [2:0] \rules_16.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_16 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2279.16-2279.34" */
  wire [1:0] \rules_16.io_Chan1_in_1_Data ;
  /* hdlname = "rules_16 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2280.16-2280.33" */
  wire [2:0] \rules_16.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_16 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2281.16-2281.34" */
  wire [1:0] \rules_16.io_Chan1_in_2_Data ;
  /* hdlname = "rules_16 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2282.16-2282.33" */
  wire [2:0] \rules_16.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_16 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2283.16-2283.34" */
  wire [1:0] \rules_16.io_Chan1_in_3_Data ;
  /* hdlname = "rules_16 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2284.16-2284.34" */
  wire [2:0] \rules_16.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_16 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2285.16-2285.35" */
  wire [1:0] \rules_16.io_Chan1_out_0_Data ;
  /* hdlname = "rules_16 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2286.16-2286.34" */
  wire [2:0] \rules_16.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_16 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2287.16-2287.35" */
  wire [1:0] \rules_16.io_Chan1_out_1_Data ;
  /* hdlname = "rules_16 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2288.16-2288.34" */
  wire [2:0] \rules_16.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_16 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2289.16-2289.35" */
  wire [1:0] \rules_16.io_Chan1_out_2_Data ;
  /* hdlname = "rules_16 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2290.16-2290.34" */
  wire [2:0] \rules_16.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_16 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2291.16-2291.35" */
  wire [1:0] \rules_16.io_Chan1_out_3_Data ;
  /* hdlname = "rules_16 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2292.16-2292.33" */
  wire [2:0] \rules_16.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_16 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2293.16-2293.34" */
  wire [1:0] \rules_16.io_Chan2_in_0_Data ;
  /* hdlname = "rules_16 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2294.16-2294.33" */
  wire [2:0] \rules_16.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_16 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2295.16-2295.34" */
  wire [1:0] \rules_16.io_Chan2_in_1_Data ;
  /* hdlname = "rules_16 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2296.16-2296.33" */
  wire [2:0] \rules_16.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_16 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2297.16-2297.34" */
  wire [1:0] \rules_16.io_Chan2_in_2_Data ;
  /* hdlname = "rules_16 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2298.16-2298.33" */
  wire [2:0] \rules_16.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_16 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2299.16-2299.34" */
  wire [1:0] \rules_16.io_Chan2_in_3_Data ;
  /* hdlname = "rules_16 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2300.16-2300.34" */
  wire [2:0] \rules_16.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_16 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2301.16-2301.35" */
  wire [1:0] \rules_16.io_Chan2_out_0_Data ;
  /* hdlname = "rules_16 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2302.16-2302.34" */
  wire [2:0] \rules_16.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_16 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2303.16-2303.35" */
  wire [1:0] \rules_16.io_Chan2_out_1_Data ;
  /* hdlname = "rules_16 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2304.16-2304.34" */
  wire [2:0] \rules_16.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_16 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2305.16-2305.35" */
  wire [1:0] \rules_16.io_Chan2_out_2_Data ;
  /* hdlname = "rules_16 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2306.16-2306.34" */
  wire [2:0] \rules_16.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_16 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2307.16-2307.35" */
  wire [1:0] \rules_16.io_Chan2_out_3_Data ;
  /* hdlname = "rules_16 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2308.16-2308.33" */
  wire [2:0] \rules_16.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_16 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2309.16-2309.34" */
  wire [1:0] \rules_16.io_Chan3_in_0_Data ;
  /* hdlname = "rules_16 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2310.16-2310.33" */
  wire [2:0] \rules_16.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_16 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2311.16-2311.34" */
  wire [1:0] \rules_16.io_Chan3_in_1_Data ;
  /* hdlname = "rules_16 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2312.16-2312.33" */
  wire [2:0] \rules_16.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_16 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2313.16-2313.34" */
  wire [1:0] \rules_16.io_Chan3_in_2_Data ;
  /* hdlname = "rules_16 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2314.16-2314.33" */
  wire [2:0] \rules_16.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_16 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2315.16-2315.34" */
  wire [1:0] \rules_16.io_Chan3_in_3_Data ;
  /* hdlname = "rules_16 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2316.16-2316.34" */
  wire [2:0] \rules_16.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_16 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2317.16-2317.35" */
  wire [1:0] \rules_16.io_Chan3_out_0_Data ;
  /* hdlname = "rules_16 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2318.16-2318.34" */
  wire [2:0] \rules_16.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_16 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2319.16-2319.35" */
  wire [1:0] \rules_16.io_Chan3_out_1_Data ;
  /* hdlname = "rules_16 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2320.16-2320.34" */
  wire [2:0] \rules_16.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_16 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2321.16-2321.35" */
  wire [1:0] \rules_16.io_Chan3_out_2_Data ;
  /* hdlname = "rules_16 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2322.16-2322.34" */
  wire [2:0] \rules_16.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_16 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2323.16-2323.35" */
  wire [1:0] \rules_16.io_Chan3_out_3_Data ;
  /* hdlname = "rules_16 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2342.16-2342.28" */
  wire [2:0] \rules_16.io_CurCmd_in ;
  /* hdlname = "rules_16 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2343.16-2343.29" */
  wire [2:0] \rules_16.io_CurCmd_out ;
  /* hdlname = "rules_16 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2344.16-2344.28" */
  wire [1:0] \rules_16.io_CurPtr_in ;
  /* hdlname = "rules_16 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2345.16-2345.29" */
  wire [1:0] \rules_16.io_CurPtr_out ;
  /* hdlname = "rules_16 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2340.16-2340.28" */
  wire \rules_16.io_ExGntd_in ;
  /* hdlname = "rules_16 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2341.16-2341.29" */
  wire \rules_16.io_ExGntd_out ;
  /* hdlname = "rules_16 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2324.16-2324.30" */
  wire \rules_16.io_InvSet_in_0 ;
  /* hdlname = "rules_16 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2325.16-2325.30" */
  wire \rules_16.io_InvSet_in_1 ;
  /* hdlname = "rules_16 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2326.16-2326.30" */
  wire \rules_16.io_InvSet_in_2 ;
  /* hdlname = "rules_16 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2327.16-2327.30" */
  wire \rules_16.io_InvSet_in_3 ;
  /* hdlname = "rules_16 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2328.16-2328.31" */
  wire \rules_16.io_InvSet_out_0 ;
  /* hdlname = "rules_16 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2329.16-2329.31" */
  wire \rules_16.io_InvSet_out_1 ;
  /* hdlname = "rules_16 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2330.16-2330.31" */
  wire \rules_16.io_InvSet_out_2 ;
  /* hdlname = "rules_16 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2331.16-2331.31" */
  wire \rules_16.io_InvSet_out_3 ;
  /* hdlname = "rules_16 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2346.16-2346.29" */
  wire [1:0] \rules_16.io_MemData_in ;
  /* hdlname = "rules_16 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2347.16-2347.30" */
  wire [1:0] \rules_16.io_MemData_out ;
  /* hdlname = "rules_16 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2332.16-2332.30" */
  wire \rules_16.io_ShrSet_in_0 ;
  /* hdlname = "rules_16 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2333.16-2333.30" */
  wire \rules_16.io_ShrSet_in_1 ;
  /* hdlname = "rules_16 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2334.16-2334.30" */
  wire \rules_16.io_ShrSet_in_2 ;
  /* hdlname = "rules_16 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2335.16-2335.30" */
  wire \rules_16.io_ShrSet_in_3 ;
  /* hdlname = "rules_16 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2336.16-2336.31" */
  wire \rules_16.io_ShrSet_out_0 ;
  /* hdlname = "rules_16 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2337.16-2337.31" */
  wire \rules_16.io_ShrSet_out_1 ;
  /* hdlname = "rules_16 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2338.16-2338.31" */
  wire \rules_16.io_ShrSet_out_2 ;
  /* hdlname = "rules_16 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2339.16-2339.31" */
  wire \rules_16.io_ShrSet_out_3 ;
  /* hdlname = "rules_16 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2259.16-2259.23" */
  wire \rules_16.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7531.14-7531.36" */
  wire [1:0] rules_16_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7532.14-7532.37" */
  wire [1:0] rules_16_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7444.14-7444.41" */
  wire [1:0] rules_16_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7443.14-7443.42" */
  wire [1:0] rules_16_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7446.14-7446.41" */
  wire [1:0] rules_16_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7445.14-7445.42" */
  wire [1:0] rules_16_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7448.14-7448.41" */
  wire [1:0] rules_16_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7447.14-7447.42" */
  wire [1:0] rules_16_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7450.14-7450.41" */
  wire [1:0] rules_16_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7449.14-7449.42" */
  wire [1:0] rules_16_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7452.14-7452.42" */
  wire [1:0] rules_16_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7451.14-7451.43" */
  wire [1:0] rules_16_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7454.14-7454.42" */
  wire [1:0] rules_16_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7453.14-7453.43" */
  wire [1:0] rules_16_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7456.14-7456.42" */
  wire [1:0] rules_16_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7455.14-7455.43" */
  wire [1:0] rules_16_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7458.14-7458.42" */
  wire [1:0] rules_16_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7457.14-7457.43" */
  wire [1:0] rules_16_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7459.14-7459.40" */
  wire [2:0] rules_16_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7460.14-7460.41" */
  wire [1:0] rules_16_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7461.14-7461.40" */
  wire [2:0] rules_16_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7462.14-7462.41" */
  wire [1:0] rules_16_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7463.14-7463.40" */
  wire [2:0] rules_16_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7464.14-7464.41" */
  wire [1:0] rules_16_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7465.14-7465.40" */
  wire [2:0] rules_16_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7466.14-7466.41" */
  wire [1:0] rules_16_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7467.14-7467.41" */
  wire [2:0] rules_16_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7468.14-7468.42" */
  wire [1:0] rules_16_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7469.14-7469.41" */
  wire [2:0] rules_16_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7470.14-7470.42" */
  wire [1:0] rules_16_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7471.14-7471.41" */
  wire [2:0] rules_16_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7472.14-7472.42" */
  wire [1:0] rules_16_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7473.14-7473.41" */
  wire [2:0] rules_16_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7474.14-7474.42" */
  wire [1:0] rules_16_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7475.14-7475.40" */
  wire [2:0] rules_16_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7476.14-7476.41" */
  wire [1:0] rules_16_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7477.14-7477.40" */
  wire [2:0] rules_16_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7478.14-7478.41" */
  wire [1:0] rules_16_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7479.14-7479.40" */
  wire [2:0] rules_16_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7480.14-7480.41" */
  wire [1:0] rules_16_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7481.14-7481.40" */
  wire [2:0] rules_16_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7482.14-7482.41" */
  wire [1:0] rules_16_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7483.14-7483.41" */
  wire [2:0] rules_16_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7484.14-7484.42" */
  wire [1:0] rules_16_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7485.14-7485.41" */
  wire [2:0] rules_16_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7486.14-7486.42" */
  wire [1:0] rules_16_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7487.14-7487.41" */
  wire [2:0] rules_16_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7488.14-7488.42" */
  wire [1:0] rules_16_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7489.14-7489.41" */
  wire [2:0] rules_16_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7490.14-7490.42" */
  wire [1:0] rules_16_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7491.14-7491.40" */
  wire [2:0] rules_16_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7492.14-7492.41" */
  wire [1:0] rules_16_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7493.14-7493.40" */
  wire [2:0] rules_16_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7494.14-7494.41" */
  wire [1:0] rules_16_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7495.14-7495.40" */
  wire [2:0] rules_16_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7496.14-7496.41" */
  wire [1:0] rules_16_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7497.14-7497.40" */
  wire [2:0] rules_16_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7498.14-7498.41" */
  wire [1:0] rules_16_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7499.14-7499.41" */
  wire [2:0] rules_16_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7500.14-7500.42" */
  wire [1:0] rules_16_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7501.14-7501.41" */
  wire [2:0] rules_16_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7502.14-7502.42" */
  wire [1:0] rules_16_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7503.14-7503.41" */
  wire [2:0] rules_16_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7504.14-7504.42" */
  wire [1:0] rules_16_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7505.14-7505.41" */
  wire [2:0] rules_16_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7506.14-7506.42" */
  wire [1:0] rules_16_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7525.14-7525.35" */
  wire [2:0] rules_16_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7526.14-7526.36" */
  wire [2:0] rules_16_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7527.14-7527.35" */
  wire [1:0] rules_16_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7528.14-7528.36" */
  wire [1:0] rules_16_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7523.9-7523.30" */
  wire rules_16_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7524.9-7524.31" */
  wire rules_16_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7507.9-7507.32" */
  wire rules_16_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7508.9-7508.32" */
  wire rules_16_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7509.9-7509.32" */
  wire rules_16_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7510.9-7510.32" */
  wire rules_16_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7511.9-7511.33" */
  wire rules_16_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7512.9-7512.33" */
  wire rules_16_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7513.9-7513.33" */
  wire rules_16_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7514.9-7514.33" */
  wire rules_16_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7529.14-7529.36" */
  wire [1:0] rules_16_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7530.14-7530.37" */
  wire [1:0] rules_16_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7515.9-7515.32" */
  wire rules_16_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7516.9-7516.32" */
  wire rules_16_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7517.9-7517.32" */
  wire rules_16_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7518.9-7518.32" */
  wire rules_16_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7519.9-7519.33" */
  wire rules_16_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7520.9-7520.33" */
  wire rules_16_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7521.9-7521.33" */
  wire rules_16_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7522.9-7522.33" */
  wire rules_16_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7442.9-7442.25" */
  wire rules_16_io_en_r;
  /* hdlname = "rules_17 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.14-2496.20" */
  wire [2:0] \rules_17._GEN_0 ;
  /* hdlname = "rules_17 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.14-2497.20" */
  wire [1:0] \rules_17._GEN_1 ;
  /* hdlname = "rules_17 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.14-2498.20" */
  wire [2:0] \rules_17._GEN_2 ;
  /* hdlname = "rules_17 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.9-2499.15" */
  wire \rules_17._GEN_3 ;
  /* hdlname = "rules_17 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.9-2500.15" */
  wire \rules_17._GEN_4 ;
  /* hdlname = "rules_17 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.9-2501.15" */
  wire \rules_17._GEN_5 ;
  /* hdlname = "rules_17 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2493.16-2493.29" */
  wire [1:0] \rules_17.io_AuxData_in ;
  /* hdlname = "rules_17 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2494.16-2494.30" */
  wire [1:0] \rules_17.io_AuxData_out ;
  /* hdlname = "rules_17 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2406.16-2406.34" */
  wire [1:0] \rules_17.io_Cache_in_0_Data ;
  /* hdlname = "rules_17 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2405.16-2405.35" */
  wire [1:0] \rules_17.io_Cache_in_0_State ;
  /* hdlname = "rules_17 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2408.16-2408.34" */
  wire [1:0] \rules_17.io_Cache_in_1_Data ;
  /* hdlname = "rules_17 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2407.16-2407.35" */
  wire [1:0] \rules_17.io_Cache_in_1_State ;
  /* hdlname = "rules_17 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2410.16-2410.34" */
  wire [1:0] \rules_17.io_Cache_in_2_Data ;
  /* hdlname = "rules_17 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2409.16-2409.35" */
  wire [1:0] \rules_17.io_Cache_in_2_State ;
  /* hdlname = "rules_17 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2412.16-2412.34" */
  wire [1:0] \rules_17.io_Cache_in_3_Data ;
  /* hdlname = "rules_17 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2411.16-2411.35" */
  wire [1:0] \rules_17.io_Cache_in_3_State ;
  /* hdlname = "rules_17 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2414.16-2414.35" */
  wire [1:0] \rules_17.io_Cache_out_0_Data ;
  /* hdlname = "rules_17 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2413.16-2413.36" */
  wire [1:0] \rules_17.io_Cache_out_0_State ;
  /* hdlname = "rules_17 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2416.16-2416.35" */
  wire [1:0] \rules_17.io_Cache_out_1_Data ;
  /* hdlname = "rules_17 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2415.16-2415.36" */
  wire [1:0] \rules_17.io_Cache_out_1_State ;
  /* hdlname = "rules_17 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2418.16-2418.35" */
  wire [1:0] \rules_17.io_Cache_out_2_Data ;
  /* hdlname = "rules_17 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2417.16-2417.36" */
  wire [1:0] \rules_17.io_Cache_out_2_State ;
  /* hdlname = "rules_17 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2420.16-2420.35" */
  wire [1:0] \rules_17.io_Cache_out_3_Data ;
  /* hdlname = "rules_17 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2419.16-2419.36" */
  wire [1:0] \rules_17.io_Cache_out_3_State ;
  /* hdlname = "rules_17 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2421.16-2421.33" */
  wire [2:0] \rules_17.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_17 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2422.16-2422.34" */
  wire [1:0] \rules_17.io_Chan1_in_0_Data ;
  /* hdlname = "rules_17 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2423.16-2423.33" */
  wire [2:0] \rules_17.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_17 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2424.16-2424.34" */
  wire [1:0] \rules_17.io_Chan1_in_1_Data ;
  /* hdlname = "rules_17 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2425.16-2425.33" */
  wire [2:0] \rules_17.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_17 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2426.16-2426.34" */
  wire [1:0] \rules_17.io_Chan1_in_2_Data ;
  /* hdlname = "rules_17 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2427.16-2427.33" */
  wire [2:0] \rules_17.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_17 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2428.16-2428.34" */
  wire [1:0] \rules_17.io_Chan1_in_3_Data ;
  /* hdlname = "rules_17 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2429.16-2429.34" */
  wire [2:0] \rules_17.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_17 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2430.16-2430.35" */
  wire [1:0] \rules_17.io_Chan1_out_0_Data ;
  /* hdlname = "rules_17 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2431.16-2431.34" */
  wire [2:0] \rules_17.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_17 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2432.16-2432.35" */
  wire [1:0] \rules_17.io_Chan1_out_1_Data ;
  /* hdlname = "rules_17 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2433.16-2433.34" */
  wire [2:0] \rules_17.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_17 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2434.16-2434.35" */
  wire [1:0] \rules_17.io_Chan1_out_2_Data ;
  /* hdlname = "rules_17 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2435.16-2435.34" */
  wire [2:0] \rules_17.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_17 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2436.16-2436.35" */
  wire [1:0] \rules_17.io_Chan1_out_3_Data ;
  /* hdlname = "rules_17 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2437.16-2437.33" */
  wire [2:0] \rules_17.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_17 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2438.16-2438.34" */
  wire [1:0] \rules_17.io_Chan2_in_0_Data ;
  /* hdlname = "rules_17 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2439.16-2439.33" */
  wire [2:0] \rules_17.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_17 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2440.16-2440.34" */
  wire [1:0] \rules_17.io_Chan2_in_1_Data ;
  /* hdlname = "rules_17 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2441.16-2441.33" */
  wire [2:0] \rules_17.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_17 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2442.16-2442.34" */
  wire [1:0] \rules_17.io_Chan2_in_2_Data ;
  /* hdlname = "rules_17 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2443.16-2443.33" */
  wire [2:0] \rules_17.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_17 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2444.16-2444.34" */
  wire [1:0] \rules_17.io_Chan2_in_3_Data ;
  /* hdlname = "rules_17 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2445.16-2445.34" */
  wire [2:0] \rules_17.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_17 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2446.16-2446.35" */
  wire [1:0] \rules_17.io_Chan2_out_0_Data ;
  /* hdlname = "rules_17 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2447.16-2447.34" */
  wire [2:0] \rules_17.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_17 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2448.16-2448.35" */
  wire [1:0] \rules_17.io_Chan2_out_1_Data ;
  /* hdlname = "rules_17 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2449.16-2449.34" */
  wire [2:0] \rules_17.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_17 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2450.16-2450.35" */
  wire [1:0] \rules_17.io_Chan2_out_2_Data ;
  /* hdlname = "rules_17 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2451.16-2451.34" */
  wire [2:0] \rules_17.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_17 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2452.16-2452.35" */
  wire [1:0] \rules_17.io_Chan2_out_3_Data ;
  /* hdlname = "rules_17 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2453.16-2453.33" */
  wire [2:0] \rules_17.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_17 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2454.16-2454.34" */
  wire [1:0] \rules_17.io_Chan3_in_0_Data ;
  /* hdlname = "rules_17 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2455.16-2455.33" */
  wire [2:0] \rules_17.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_17 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2456.16-2456.34" */
  wire [1:0] \rules_17.io_Chan3_in_1_Data ;
  /* hdlname = "rules_17 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2457.16-2457.33" */
  wire [2:0] \rules_17.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_17 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2458.16-2458.34" */
  wire [1:0] \rules_17.io_Chan3_in_2_Data ;
  /* hdlname = "rules_17 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2459.16-2459.33" */
  wire [2:0] \rules_17.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_17 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2460.16-2460.34" */
  wire [1:0] \rules_17.io_Chan3_in_3_Data ;
  /* hdlname = "rules_17 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2461.16-2461.34" */
  wire [2:0] \rules_17.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_17 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2462.16-2462.35" */
  wire [1:0] \rules_17.io_Chan3_out_0_Data ;
  /* hdlname = "rules_17 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2463.16-2463.34" */
  wire [2:0] \rules_17.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_17 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2464.16-2464.35" */
  wire [1:0] \rules_17.io_Chan3_out_1_Data ;
  /* hdlname = "rules_17 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2465.16-2465.34" */
  wire [2:0] \rules_17.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_17 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2466.16-2466.35" */
  wire [1:0] \rules_17.io_Chan3_out_2_Data ;
  /* hdlname = "rules_17 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2467.16-2467.34" */
  wire [2:0] \rules_17.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_17 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2468.16-2468.35" */
  wire [1:0] \rules_17.io_Chan3_out_3_Data ;
  /* hdlname = "rules_17 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2487.16-2487.28" */
  wire [2:0] \rules_17.io_CurCmd_in ;
  /* hdlname = "rules_17 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2488.16-2488.29" */
  wire [2:0] \rules_17.io_CurCmd_out ;
  /* hdlname = "rules_17 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2489.16-2489.28" */
  wire [1:0] \rules_17.io_CurPtr_in ;
  /* hdlname = "rules_17 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2490.16-2490.29" */
  wire [1:0] \rules_17.io_CurPtr_out ;
  /* hdlname = "rules_17 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2485.16-2485.28" */
  wire \rules_17.io_ExGntd_in ;
  /* hdlname = "rules_17 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2486.16-2486.29" */
  wire \rules_17.io_ExGntd_out ;
  /* hdlname = "rules_17 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2469.16-2469.30" */
  wire \rules_17.io_InvSet_in_0 ;
  /* hdlname = "rules_17 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2470.16-2470.30" */
  wire \rules_17.io_InvSet_in_1 ;
  /* hdlname = "rules_17 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2471.16-2471.30" */
  wire \rules_17.io_InvSet_in_2 ;
  /* hdlname = "rules_17 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2472.16-2472.30" */
  wire \rules_17.io_InvSet_in_3 ;
  /* hdlname = "rules_17 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2473.16-2473.31" */
  wire \rules_17.io_InvSet_out_0 ;
  /* hdlname = "rules_17 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2474.16-2474.31" */
  wire \rules_17.io_InvSet_out_1 ;
  /* hdlname = "rules_17 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2475.16-2475.31" */
  wire \rules_17.io_InvSet_out_2 ;
  /* hdlname = "rules_17 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2476.16-2476.31" */
  wire \rules_17.io_InvSet_out_3 ;
  /* hdlname = "rules_17 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2491.16-2491.29" */
  wire [1:0] \rules_17.io_MemData_in ;
  /* hdlname = "rules_17 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2492.16-2492.30" */
  wire [1:0] \rules_17.io_MemData_out ;
  /* hdlname = "rules_17 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2477.16-2477.30" */
  wire \rules_17.io_ShrSet_in_0 ;
  /* hdlname = "rules_17 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2478.16-2478.30" */
  wire \rules_17.io_ShrSet_in_1 ;
  /* hdlname = "rules_17 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2479.16-2479.30" */
  wire \rules_17.io_ShrSet_in_2 ;
  /* hdlname = "rules_17 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2480.16-2480.30" */
  wire \rules_17.io_ShrSet_in_3 ;
  /* hdlname = "rules_17 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2481.16-2481.31" */
  wire \rules_17.io_ShrSet_out_0 ;
  /* hdlname = "rules_17 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2482.16-2482.31" */
  wire \rules_17.io_ShrSet_out_1 ;
  /* hdlname = "rules_17 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2483.16-2483.31" */
  wire \rules_17.io_ShrSet_out_2 ;
  /* hdlname = "rules_17 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2484.16-2484.31" */
  wire \rules_17.io_ShrSet_out_3 ;
  /* hdlname = "rules_17 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2404.16-2404.23" */
  wire \rules_17.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7622.14-7622.36" */
  wire [1:0] rules_17_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7623.14-7623.37" */
  wire [1:0] rules_17_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7535.14-7535.41" */
  wire [1:0] rules_17_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7534.14-7534.42" */
  wire [1:0] rules_17_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7537.14-7537.41" */
  wire [1:0] rules_17_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7536.14-7536.42" */
  wire [1:0] rules_17_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7539.14-7539.41" */
  wire [1:0] rules_17_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7538.14-7538.42" */
  wire [1:0] rules_17_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7541.14-7541.41" */
  wire [1:0] rules_17_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7540.14-7540.42" */
  wire [1:0] rules_17_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7543.14-7543.42" */
  wire [1:0] rules_17_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7542.14-7542.43" */
  wire [1:0] rules_17_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7545.14-7545.42" */
  wire [1:0] rules_17_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7544.14-7544.43" */
  wire [1:0] rules_17_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7547.14-7547.42" */
  wire [1:0] rules_17_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7546.14-7546.43" */
  wire [1:0] rules_17_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7549.14-7549.42" */
  wire [1:0] rules_17_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7548.14-7548.43" */
  wire [1:0] rules_17_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7550.14-7550.40" */
  wire [2:0] rules_17_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7551.14-7551.41" */
  wire [1:0] rules_17_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7552.14-7552.40" */
  wire [2:0] rules_17_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7553.14-7553.41" */
  wire [1:0] rules_17_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7554.14-7554.40" */
  wire [2:0] rules_17_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7555.14-7555.41" */
  wire [1:0] rules_17_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7556.14-7556.40" */
  wire [2:0] rules_17_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7557.14-7557.41" */
  wire [1:0] rules_17_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7558.14-7558.41" */
  wire [2:0] rules_17_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7559.14-7559.42" */
  wire [1:0] rules_17_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7560.14-7560.41" */
  wire [2:0] rules_17_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7561.14-7561.42" */
  wire [1:0] rules_17_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7562.14-7562.41" */
  wire [2:0] rules_17_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7563.14-7563.42" */
  wire [1:0] rules_17_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7564.14-7564.41" */
  wire [2:0] rules_17_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7565.14-7565.42" */
  wire [1:0] rules_17_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7566.14-7566.40" */
  wire [2:0] rules_17_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7567.14-7567.41" */
  wire [1:0] rules_17_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7568.14-7568.40" */
  wire [2:0] rules_17_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7569.14-7569.41" */
  wire [1:0] rules_17_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7570.14-7570.40" */
  wire [2:0] rules_17_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7571.14-7571.41" */
  wire [1:0] rules_17_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7572.14-7572.40" */
  wire [2:0] rules_17_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7573.14-7573.41" */
  wire [1:0] rules_17_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7574.14-7574.41" */
  wire [2:0] rules_17_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7575.14-7575.42" */
  wire [1:0] rules_17_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7576.14-7576.41" */
  wire [2:0] rules_17_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7577.14-7577.42" */
  wire [1:0] rules_17_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7578.14-7578.41" */
  wire [2:0] rules_17_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7579.14-7579.42" */
  wire [1:0] rules_17_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7580.14-7580.41" */
  wire [2:0] rules_17_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7581.14-7581.42" */
  wire [1:0] rules_17_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7582.14-7582.40" */
  wire [2:0] rules_17_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7583.14-7583.41" */
  wire [1:0] rules_17_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7584.14-7584.40" */
  wire [2:0] rules_17_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7585.14-7585.41" */
  wire [1:0] rules_17_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7586.14-7586.40" */
  wire [2:0] rules_17_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7587.14-7587.41" */
  wire [1:0] rules_17_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7588.14-7588.40" */
  wire [2:0] rules_17_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7589.14-7589.41" */
  wire [1:0] rules_17_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7590.14-7590.41" */
  wire [2:0] rules_17_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7591.14-7591.42" */
  wire [1:0] rules_17_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7592.14-7592.41" */
  wire [2:0] rules_17_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7593.14-7593.42" */
  wire [1:0] rules_17_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7594.14-7594.41" */
  wire [2:0] rules_17_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7595.14-7595.42" */
  wire [1:0] rules_17_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7596.14-7596.41" */
  wire [2:0] rules_17_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7597.14-7597.42" */
  wire [1:0] rules_17_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7616.14-7616.35" */
  wire [2:0] rules_17_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7617.14-7617.36" */
  wire [2:0] rules_17_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7618.14-7618.35" */
  wire [1:0] rules_17_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7619.14-7619.36" */
  wire [1:0] rules_17_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7614.9-7614.30" */
  wire rules_17_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7615.9-7615.31" */
  wire rules_17_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7598.9-7598.32" */
  wire rules_17_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7599.9-7599.32" */
  wire rules_17_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7600.9-7600.32" */
  wire rules_17_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7601.9-7601.32" */
  wire rules_17_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7602.9-7602.33" */
  wire rules_17_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7603.9-7603.33" */
  wire rules_17_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7604.9-7604.33" */
  wire rules_17_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7605.9-7605.33" */
  wire rules_17_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7620.14-7620.36" */
  wire [1:0] rules_17_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7621.14-7621.37" */
  wire [1:0] rules_17_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7606.9-7606.32" */
  wire rules_17_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7607.9-7607.32" */
  wire rules_17_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7608.9-7608.32" */
  wire rules_17_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7609.9-7609.32" */
  wire rules_17_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7610.9-7610.33" */
  wire rules_17_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7611.9-7611.33" */
  wire rules_17_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7612.9-7612.33" */
  wire rules_17_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7613.9-7613.33" */
  wire rules_17_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7533.9-7533.25" */
  wire rules_17_io_en_r;
  /* hdlname = "rules_18 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.14-2641.20" */
  wire [2:0] \rules_18._GEN_0 ;
  /* hdlname = "rules_18 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.14-2642.20" */
  wire [1:0] \rules_18._GEN_1 ;
  /* hdlname = "rules_18 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.14-2643.20" */
  wire [2:0] \rules_18._GEN_2 ;
  /* hdlname = "rules_18 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.9-2644.15" */
  wire \rules_18._GEN_3 ;
  /* hdlname = "rules_18 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.9-2645.15" */
  wire \rules_18._GEN_4 ;
  /* hdlname = "rules_18 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.9-2646.15" */
  wire \rules_18._GEN_5 ;
  /* hdlname = "rules_18 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2638.16-2638.29" */
  wire [1:0] \rules_18.io_AuxData_in ;
  /* hdlname = "rules_18 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2639.16-2639.30" */
  wire [1:0] \rules_18.io_AuxData_out ;
  /* hdlname = "rules_18 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2551.16-2551.34" */
  wire [1:0] \rules_18.io_Cache_in_0_Data ;
  /* hdlname = "rules_18 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2550.16-2550.35" */
  wire [1:0] \rules_18.io_Cache_in_0_State ;
  /* hdlname = "rules_18 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2553.16-2553.34" */
  wire [1:0] \rules_18.io_Cache_in_1_Data ;
  /* hdlname = "rules_18 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2552.16-2552.35" */
  wire [1:0] \rules_18.io_Cache_in_1_State ;
  /* hdlname = "rules_18 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2555.16-2555.34" */
  wire [1:0] \rules_18.io_Cache_in_2_Data ;
  /* hdlname = "rules_18 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2554.16-2554.35" */
  wire [1:0] \rules_18.io_Cache_in_2_State ;
  /* hdlname = "rules_18 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2557.16-2557.34" */
  wire [1:0] \rules_18.io_Cache_in_3_Data ;
  /* hdlname = "rules_18 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2556.16-2556.35" */
  wire [1:0] \rules_18.io_Cache_in_3_State ;
  /* hdlname = "rules_18 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2559.16-2559.35" */
  wire [1:0] \rules_18.io_Cache_out_0_Data ;
  /* hdlname = "rules_18 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2558.16-2558.36" */
  wire [1:0] \rules_18.io_Cache_out_0_State ;
  /* hdlname = "rules_18 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2561.16-2561.35" */
  wire [1:0] \rules_18.io_Cache_out_1_Data ;
  /* hdlname = "rules_18 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2560.16-2560.36" */
  wire [1:0] \rules_18.io_Cache_out_1_State ;
  /* hdlname = "rules_18 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2563.16-2563.35" */
  wire [1:0] \rules_18.io_Cache_out_2_Data ;
  /* hdlname = "rules_18 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2562.16-2562.36" */
  wire [1:0] \rules_18.io_Cache_out_2_State ;
  /* hdlname = "rules_18 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2565.16-2565.35" */
  wire [1:0] \rules_18.io_Cache_out_3_Data ;
  /* hdlname = "rules_18 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2564.16-2564.36" */
  wire [1:0] \rules_18.io_Cache_out_3_State ;
  /* hdlname = "rules_18 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2566.16-2566.33" */
  wire [2:0] \rules_18.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_18 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2567.16-2567.34" */
  wire [1:0] \rules_18.io_Chan1_in_0_Data ;
  /* hdlname = "rules_18 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2568.16-2568.33" */
  wire [2:0] \rules_18.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_18 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2569.16-2569.34" */
  wire [1:0] \rules_18.io_Chan1_in_1_Data ;
  /* hdlname = "rules_18 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2570.16-2570.33" */
  wire [2:0] \rules_18.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_18 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2571.16-2571.34" */
  wire [1:0] \rules_18.io_Chan1_in_2_Data ;
  /* hdlname = "rules_18 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2572.16-2572.33" */
  wire [2:0] \rules_18.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_18 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2573.16-2573.34" */
  wire [1:0] \rules_18.io_Chan1_in_3_Data ;
  /* hdlname = "rules_18 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2574.16-2574.34" */
  wire [2:0] \rules_18.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_18 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2575.16-2575.35" */
  wire [1:0] \rules_18.io_Chan1_out_0_Data ;
  /* hdlname = "rules_18 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2576.16-2576.34" */
  wire [2:0] \rules_18.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_18 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2577.16-2577.35" */
  wire [1:0] \rules_18.io_Chan1_out_1_Data ;
  /* hdlname = "rules_18 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2578.16-2578.34" */
  wire [2:0] \rules_18.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_18 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2579.16-2579.35" */
  wire [1:0] \rules_18.io_Chan1_out_2_Data ;
  /* hdlname = "rules_18 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2580.16-2580.34" */
  wire [2:0] \rules_18.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_18 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2581.16-2581.35" */
  wire [1:0] \rules_18.io_Chan1_out_3_Data ;
  /* hdlname = "rules_18 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2582.16-2582.33" */
  wire [2:0] \rules_18.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_18 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2583.16-2583.34" */
  wire [1:0] \rules_18.io_Chan2_in_0_Data ;
  /* hdlname = "rules_18 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2584.16-2584.33" */
  wire [2:0] \rules_18.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_18 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2585.16-2585.34" */
  wire [1:0] \rules_18.io_Chan2_in_1_Data ;
  /* hdlname = "rules_18 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2586.16-2586.33" */
  wire [2:0] \rules_18.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_18 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2587.16-2587.34" */
  wire [1:0] \rules_18.io_Chan2_in_2_Data ;
  /* hdlname = "rules_18 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2588.16-2588.33" */
  wire [2:0] \rules_18.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_18 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2589.16-2589.34" */
  wire [1:0] \rules_18.io_Chan2_in_3_Data ;
  /* hdlname = "rules_18 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2590.16-2590.34" */
  wire [2:0] \rules_18.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_18 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2591.16-2591.35" */
  wire [1:0] \rules_18.io_Chan2_out_0_Data ;
  /* hdlname = "rules_18 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2592.16-2592.34" */
  wire [2:0] \rules_18.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_18 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2593.16-2593.35" */
  wire [1:0] \rules_18.io_Chan2_out_1_Data ;
  /* hdlname = "rules_18 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2594.16-2594.34" */
  wire [2:0] \rules_18.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_18 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2595.16-2595.35" */
  wire [1:0] \rules_18.io_Chan2_out_2_Data ;
  /* hdlname = "rules_18 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2596.16-2596.34" */
  wire [2:0] \rules_18.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_18 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2597.16-2597.35" */
  wire [1:0] \rules_18.io_Chan2_out_3_Data ;
  /* hdlname = "rules_18 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2598.16-2598.33" */
  wire [2:0] \rules_18.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_18 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2599.16-2599.34" */
  wire [1:0] \rules_18.io_Chan3_in_0_Data ;
  /* hdlname = "rules_18 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2600.16-2600.33" */
  wire [2:0] \rules_18.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_18 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2601.16-2601.34" */
  wire [1:0] \rules_18.io_Chan3_in_1_Data ;
  /* hdlname = "rules_18 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2602.16-2602.33" */
  wire [2:0] \rules_18.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_18 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2603.16-2603.34" */
  wire [1:0] \rules_18.io_Chan3_in_2_Data ;
  /* hdlname = "rules_18 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2604.16-2604.33" */
  wire [2:0] \rules_18.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_18 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2605.16-2605.34" */
  wire [1:0] \rules_18.io_Chan3_in_3_Data ;
  /* hdlname = "rules_18 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2606.16-2606.34" */
  wire [2:0] \rules_18.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_18 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2607.16-2607.35" */
  wire [1:0] \rules_18.io_Chan3_out_0_Data ;
  /* hdlname = "rules_18 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2608.16-2608.34" */
  wire [2:0] \rules_18.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_18 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2609.16-2609.35" */
  wire [1:0] \rules_18.io_Chan3_out_1_Data ;
  /* hdlname = "rules_18 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2610.16-2610.34" */
  wire [2:0] \rules_18.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_18 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2611.16-2611.35" */
  wire [1:0] \rules_18.io_Chan3_out_2_Data ;
  /* hdlname = "rules_18 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2612.16-2612.34" */
  wire [2:0] \rules_18.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_18 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2613.16-2613.35" */
  wire [1:0] \rules_18.io_Chan3_out_3_Data ;
  /* hdlname = "rules_18 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2632.16-2632.28" */
  wire [2:0] \rules_18.io_CurCmd_in ;
  /* hdlname = "rules_18 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2633.16-2633.29" */
  wire [2:0] \rules_18.io_CurCmd_out ;
  /* hdlname = "rules_18 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2634.16-2634.28" */
  wire [1:0] \rules_18.io_CurPtr_in ;
  /* hdlname = "rules_18 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2635.16-2635.29" */
  wire [1:0] \rules_18.io_CurPtr_out ;
  /* hdlname = "rules_18 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2630.16-2630.28" */
  wire \rules_18.io_ExGntd_in ;
  /* hdlname = "rules_18 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2631.16-2631.29" */
  wire \rules_18.io_ExGntd_out ;
  /* hdlname = "rules_18 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2614.16-2614.30" */
  wire \rules_18.io_InvSet_in_0 ;
  /* hdlname = "rules_18 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2615.16-2615.30" */
  wire \rules_18.io_InvSet_in_1 ;
  /* hdlname = "rules_18 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2616.16-2616.30" */
  wire \rules_18.io_InvSet_in_2 ;
  /* hdlname = "rules_18 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2617.16-2617.30" */
  wire \rules_18.io_InvSet_in_3 ;
  /* hdlname = "rules_18 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2618.16-2618.31" */
  wire \rules_18.io_InvSet_out_0 ;
  /* hdlname = "rules_18 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2619.16-2619.31" */
  wire \rules_18.io_InvSet_out_1 ;
  /* hdlname = "rules_18 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2620.16-2620.31" */
  wire \rules_18.io_InvSet_out_2 ;
  /* hdlname = "rules_18 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2621.16-2621.31" */
  wire \rules_18.io_InvSet_out_3 ;
  /* hdlname = "rules_18 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2636.16-2636.29" */
  wire [1:0] \rules_18.io_MemData_in ;
  /* hdlname = "rules_18 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2637.16-2637.30" */
  wire [1:0] \rules_18.io_MemData_out ;
  /* hdlname = "rules_18 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2622.16-2622.30" */
  wire \rules_18.io_ShrSet_in_0 ;
  /* hdlname = "rules_18 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2623.16-2623.30" */
  wire \rules_18.io_ShrSet_in_1 ;
  /* hdlname = "rules_18 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2624.16-2624.30" */
  wire \rules_18.io_ShrSet_in_2 ;
  /* hdlname = "rules_18 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2625.16-2625.30" */
  wire \rules_18.io_ShrSet_in_3 ;
  /* hdlname = "rules_18 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2626.16-2626.31" */
  wire \rules_18.io_ShrSet_out_0 ;
  /* hdlname = "rules_18 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2627.16-2627.31" */
  wire \rules_18.io_ShrSet_out_1 ;
  /* hdlname = "rules_18 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2628.16-2628.31" */
  wire \rules_18.io_ShrSet_out_2 ;
  /* hdlname = "rules_18 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2629.16-2629.31" */
  wire \rules_18.io_ShrSet_out_3 ;
  /* hdlname = "rules_18 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2549.16-2549.23" */
  wire \rules_18.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7713.14-7713.36" */
  wire [1:0] rules_18_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7714.14-7714.37" */
  wire [1:0] rules_18_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7626.14-7626.41" */
  wire [1:0] rules_18_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7625.14-7625.42" */
  wire [1:0] rules_18_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7628.14-7628.41" */
  wire [1:0] rules_18_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7627.14-7627.42" */
  wire [1:0] rules_18_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7630.14-7630.41" */
  wire [1:0] rules_18_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7629.14-7629.42" */
  wire [1:0] rules_18_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7632.14-7632.41" */
  wire [1:0] rules_18_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7631.14-7631.42" */
  wire [1:0] rules_18_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7634.14-7634.42" */
  wire [1:0] rules_18_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7633.14-7633.43" */
  wire [1:0] rules_18_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7636.14-7636.42" */
  wire [1:0] rules_18_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7635.14-7635.43" */
  wire [1:0] rules_18_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7638.14-7638.42" */
  wire [1:0] rules_18_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7637.14-7637.43" */
  wire [1:0] rules_18_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7640.14-7640.42" */
  wire [1:0] rules_18_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7639.14-7639.43" */
  wire [1:0] rules_18_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7641.14-7641.40" */
  wire [2:0] rules_18_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7642.14-7642.41" */
  wire [1:0] rules_18_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7643.14-7643.40" */
  wire [2:0] rules_18_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7644.14-7644.41" */
  wire [1:0] rules_18_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7645.14-7645.40" */
  wire [2:0] rules_18_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7646.14-7646.41" */
  wire [1:0] rules_18_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7647.14-7647.40" */
  wire [2:0] rules_18_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7648.14-7648.41" */
  wire [1:0] rules_18_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7649.14-7649.41" */
  wire [2:0] rules_18_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7650.14-7650.42" */
  wire [1:0] rules_18_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7651.14-7651.41" */
  wire [2:0] rules_18_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7652.14-7652.42" */
  wire [1:0] rules_18_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7653.14-7653.41" */
  wire [2:0] rules_18_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7654.14-7654.42" */
  wire [1:0] rules_18_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7655.14-7655.41" */
  wire [2:0] rules_18_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7656.14-7656.42" */
  wire [1:0] rules_18_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7657.14-7657.40" */
  wire [2:0] rules_18_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7658.14-7658.41" */
  wire [1:0] rules_18_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7659.14-7659.40" */
  wire [2:0] rules_18_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7660.14-7660.41" */
  wire [1:0] rules_18_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7661.14-7661.40" */
  wire [2:0] rules_18_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7662.14-7662.41" */
  wire [1:0] rules_18_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7663.14-7663.40" */
  wire [2:0] rules_18_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7664.14-7664.41" */
  wire [1:0] rules_18_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7665.14-7665.41" */
  wire [2:0] rules_18_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7666.14-7666.42" */
  wire [1:0] rules_18_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7667.14-7667.41" */
  wire [2:0] rules_18_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7668.14-7668.42" */
  wire [1:0] rules_18_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7669.14-7669.41" */
  wire [2:0] rules_18_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7670.14-7670.42" */
  wire [1:0] rules_18_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7671.14-7671.41" */
  wire [2:0] rules_18_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7672.14-7672.42" */
  wire [1:0] rules_18_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7673.14-7673.40" */
  wire [2:0] rules_18_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7674.14-7674.41" */
  wire [1:0] rules_18_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7675.14-7675.40" */
  wire [2:0] rules_18_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7676.14-7676.41" */
  wire [1:0] rules_18_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7677.14-7677.40" */
  wire [2:0] rules_18_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7678.14-7678.41" */
  wire [1:0] rules_18_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7679.14-7679.40" */
  wire [2:0] rules_18_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7680.14-7680.41" */
  wire [1:0] rules_18_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7681.14-7681.41" */
  wire [2:0] rules_18_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7682.14-7682.42" */
  wire [1:0] rules_18_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7683.14-7683.41" */
  wire [2:0] rules_18_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7684.14-7684.42" */
  wire [1:0] rules_18_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7685.14-7685.41" */
  wire [2:0] rules_18_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7686.14-7686.42" */
  wire [1:0] rules_18_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7687.14-7687.41" */
  wire [2:0] rules_18_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7688.14-7688.42" */
  wire [1:0] rules_18_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7707.14-7707.35" */
  wire [2:0] rules_18_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7708.14-7708.36" */
  wire [2:0] rules_18_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7709.14-7709.35" */
  wire [1:0] rules_18_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7710.14-7710.36" */
  wire [1:0] rules_18_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7705.9-7705.30" */
  wire rules_18_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7706.9-7706.31" */
  wire rules_18_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7689.9-7689.32" */
  wire rules_18_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7690.9-7690.32" */
  wire rules_18_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7691.9-7691.32" */
  wire rules_18_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7692.9-7692.32" */
  wire rules_18_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7693.9-7693.33" */
  wire rules_18_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7694.9-7694.33" */
  wire rules_18_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7695.9-7695.33" */
  wire rules_18_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7696.9-7696.33" */
  wire rules_18_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7711.14-7711.36" */
  wire [1:0] rules_18_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7712.14-7712.37" */
  wire [1:0] rules_18_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7697.9-7697.32" */
  wire rules_18_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7698.9-7698.32" */
  wire rules_18_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7699.9-7699.32" */
  wire rules_18_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7700.9-7700.32" */
  wire rules_18_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7701.9-7701.33" */
  wire rules_18_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7702.9-7702.33" */
  wire rules_18_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7703.9-7703.33" */
  wire rules_18_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7704.9-7704.33" */
  wire rules_18_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7624.9-7624.25" */
  wire rules_18_io_en_r;
  /* hdlname = "rules_19 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.14-2786.20" */
  wire [2:0] \rules_19._GEN_0 ;
  /* hdlname = "rules_19 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.14-2787.20" */
  wire [1:0] \rules_19._GEN_1 ;
  /* hdlname = "rules_19 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.14-2788.20" */
  wire [2:0] \rules_19._GEN_2 ;
  /* hdlname = "rules_19 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.9-2789.15" */
  wire \rules_19._GEN_3 ;
  /* hdlname = "rules_19 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.9-2790.15" */
  wire \rules_19._GEN_4 ;
  /* hdlname = "rules_19 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.9-2791.15" */
  wire \rules_19._GEN_5 ;
  /* hdlname = "rules_19 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2783.16-2783.29" */
  wire [1:0] \rules_19.io_AuxData_in ;
  /* hdlname = "rules_19 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2784.16-2784.30" */
  wire [1:0] \rules_19.io_AuxData_out ;
  /* hdlname = "rules_19 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2696.16-2696.34" */
  wire [1:0] \rules_19.io_Cache_in_0_Data ;
  /* hdlname = "rules_19 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2695.16-2695.35" */
  wire [1:0] \rules_19.io_Cache_in_0_State ;
  /* hdlname = "rules_19 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2698.16-2698.34" */
  wire [1:0] \rules_19.io_Cache_in_1_Data ;
  /* hdlname = "rules_19 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2697.16-2697.35" */
  wire [1:0] \rules_19.io_Cache_in_1_State ;
  /* hdlname = "rules_19 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2700.16-2700.34" */
  wire [1:0] \rules_19.io_Cache_in_2_Data ;
  /* hdlname = "rules_19 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2699.16-2699.35" */
  wire [1:0] \rules_19.io_Cache_in_2_State ;
  /* hdlname = "rules_19 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2702.16-2702.34" */
  wire [1:0] \rules_19.io_Cache_in_3_Data ;
  /* hdlname = "rules_19 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2701.16-2701.35" */
  wire [1:0] \rules_19.io_Cache_in_3_State ;
  /* hdlname = "rules_19 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2704.16-2704.35" */
  wire [1:0] \rules_19.io_Cache_out_0_Data ;
  /* hdlname = "rules_19 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2703.16-2703.36" */
  wire [1:0] \rules_19.io_Cache_out_0_State ;
  /* hdlname = "rules_19 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2706.16-2706.35" */
  wire [1:0] \rules_19.io_Cache_out_1_Data ;
  /* hdlname = "rules_19 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2705.16-2705.36" */
  wire [1:0] \rules_19.io_Cache_out_1_State ;
  /* hdlname = "rules_19 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2708.16-2708.35" */
  wire [1:0] \rules_19.io_Cache_out_2_Data ;
  /* hdlname = "rules_19 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2707.16-2707.36" */
  wire [1:0] \rules_19.io_Cache_out_2_State ;
  /* hdlname = "rules_19 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2710.16-2710.35" */
  wire [1:0] \rules_19.io_Cache_out_3_Data ;
  /* hdlname = "rules_19 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2709.16-2709.36" */
  wire [1:0] \rules_19.io_Cache_out_3_State ;
  /* hdlname = "rules_19 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2711.16-2711.33" */
  wire [2:0] \rules_19.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_19 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2712.16-2712.34" */
  wire [1:0] \rules_19.io_Chan1_in_0_Data ;
  /* hdlname = "rules_19 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2713.16-2713.33" */
  wire [2:0] \rules_19.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_19 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2714.16-2714.34" */
  wire [1:0] \rules_19.io_Chan1_in_1_Data ;
  /* hdlname = "rules_19 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2715.16-2715.33" */
  wire [2:0] \rules_19.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_19 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2716.16-2716.34" */
  wire [1:0] \rules_19.io_Chan1_in_2_Data ;
  /* hdlname = "rules_19 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2717.16-2717.33" */
  wire [2:0] \rules_19.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_19 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2718.16-2718.34" */
  wire [1:0] \rules_19.io_Chan1_in_3_Data ;
  /* hdlname = "rules_19 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2719.16-2719.34" */
  wire [2:0] \rules_19.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_19 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2720.16-2720.35" */
  wire [1:0] \rules_19.io_Chan1_out_0_Data ;
  /* hdlname = "rules_19 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2721.16-2721.34" */
  wire [2:0] \rules_19.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_19 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2722.16-2722.35" */
  wire [1:0] \rules_19.io_Chan1_out_1_Data ;
  /* hdlname = "rules_19 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2723.16-2723.34" */
  wire [2:0] \rules_19.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_19 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2724.16-2724.35" */
  wire [1:0] \rules_19.io_Chan1_out_2_Data ;
  /* hdlname = "rules_19 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2725.16-2725.34" */
  wire [2:0] \rules_19.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_19 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2726.16-2726.35" */
  wire [1:0] \rules_19.io_Chan1_out_3_Data ;
  /* hdlname = "rules_19 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2727.16-2727.33" */
  wire [2:0] \rules_19.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_19 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2728.16-2728.34" */
  wire [1:0] \rules_19.io_Chan2_in_0_Data ;
  /* hdlname = "rules_19 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2729.16-2729.33" */
  wire [2:0] \rules_19.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_19 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2730.16-2730.34" */
  wire [1:0] \rules_19.io_Chan2_in_1_Data ;
  /* hdlname = "rules_19 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2731.16-2731.33" */
  wire [2:0] \rules_19.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_19 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2732.16-2732.34" */
  wire [1:0] \rules_19.io_Chan2_in_2_Data ;
  /* hdlname = "rules_19 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2733.16-2733.33" */
  wire [2:0] \rules_19.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_19 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2734.16-2734.34" */
  wire [1:0] \rules_19.io_Chan2_in_3_Data ;
  /* hdlname = "rules_19 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2735.16-2735.34" */
  wire [2:0] \rules_19.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_19 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2736.16-2736.35" */
  wire [1:0] \rules_19.io_Chan2_out_0_Data ;
  /* hdlname = "rules_19 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2737.16-2737.34" */
  wire [2:0] \rules_19.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_19 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2738.16-2738.35" */
  wire [1:0] \rules_19.io_Chan2_out_1_Data ;
  /* hdlname = "rules_19 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2739.16-2739.34" */
  wire [2:0] \rules_19.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_19 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2740.16-2740.35" */
  wire [1:0] \rules_19.io_Chan2_out_2_Data ;
  /* hdlname = "rules_19 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2741.16-2741.34" */
  wire [2:0] \rules_19.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_19 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2742.16-2742.35" */
  wire [1:0] \rules_19.io_Chan2_out_3_Data ;
  /* hdlname = "rules_19 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2743.16-2743.33" */
  wire [2:0] \rules_19.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_19 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2744.16-2744.34" */
  wire [1:0] \rules_19.io_Chan3_in_0_Data ;
  /* hdlname = "rules_19 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2745.16-2745.33" */
  wire [2:0] \rules_19.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_19 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2746.16-2746.34" */
  wire [1:0] \rules_19.io_Chan3_in_1_Data ;
  /* hdlname = "rules_19 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2747.16-2747.33" */
  wire [2:0] \rules_19.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_19 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2748.16-2748.34" */
  wire [1:0] \rules_19.io_Chan3_in_2_Data ;
  /* hdlname = "rules_19 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2749.16-2749.33" */
  wire [2:0] \rules_19.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_19 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2750.16-2750.34" */
  wire [1:0] \rules_19.io_Chan3_in_3_Data ;
  /* hdlname = "rules_19 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2751.16-2751.34" */
  wire [2:0] \rules_19.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_19 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2752.16-2752.35" */
  wire [1:0] \rules_19.io_Chan3_out_0_Data ;
  /* hdlname = "rules_19 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2753.16-2753.34" */
  wire [2:0] \rules_19.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_19 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2754.16-2754.35" */
  wire [1:0] \rules_19.io_Chan3_out_1_Data ;
  /* hdlname = "rules_19 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2755.16-2755.34" */
  wire [2:0] \rules_19.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_19 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2756.16-2756.35" */
  wire [1:0] \rules_19.io_Chan3_out_2_Data ;
  /* hdlname = "rules_19 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2757.16-2757.34" */
  wire [2:0] \rules_19.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_19 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2758.16-2758.35" */
  wire [1:0] \rules_19.io_Chan3_out_3_Data ;
  /* hdlname = "rules_19 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2777.16-2777.28" */
  wire [2:0] \rules_19.io_CurCmd_in ;
  /* hdlname = "rules_19 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2778.16-2778.29" */
  wire [2:0] \rules_19.io_CurCmd_out ;
  /* hdlname = "rules_19 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2779.16-2779.28" */
  wire [1:0] \rules_19.io_CurPtr_in ;
  /* hdlname = "rules_19 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2780.16-2780.29" */
  wire [1:0] \rules_19.io_CurPtr_out ;
  /* hdlname = "rules_19 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2775.16-2775.28" */
  wire \rules_19.io_ExGntd_in ;
  /* hdlname = "rules_19 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2776.16-2776.29" */
  wire \rules_19.io_ExGntd_out ;
  /* hdlname = "rules_19 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2759.16-2759.30" */
  wire \rules_19.io_InvSet_in_0 ;
  /* hdlname = "rules_19 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2760.16-2760.30" */
  wire \rules_19.io_InvSet_in_1 ;
  /* hdlname = "rules_19 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2761.16-2761.30" */
  wire \rules_19.io_InvSet_in_2 ;
  /* hdlname = "rules_19 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2762.16-2762.30" */
  wire \rules_19.io_InvSet_in_3 ;
  /* hdlname = "rules_19 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2763.16-2763.31" */
  wire \rules_19.io_InvSet_out_0 ;
  /* hdlname = "rules_19 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2764.16-2764.31" */
  wire \rules_19.io_InvSet_out_1 ;
  /* hdlname = "rules_19 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2765.16-2765.31" */
  wire \rules_19.io_InvSet_out_2 ;
  /* hdlname = "rules_19 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2766.16-2766.31" */
  wire \rules_19.io_InvSet_out_3 ;
  /* hdlname = "rules_19 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2781.16-2781.29" */
  wire [1:0] \rules_19.io_MemData_in ;
  /* hdlname = "rules_19 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2782.16-2782.30" */
  wire [1:0] \rules_19.io_MemData_out ;
  /* hdlname = "rules_19 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2767.16-2767.30" */
  wire \rules_19.io_ShrSet_in_0 ;
  /* hdlname = "rules_19 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2768.16-2768.30" */
  wire \rules_19.io_ShrSet_in_1 ;
  /* hdlname = "rules_19 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2769.16-2769.30" */
  wire \rules_19.io_ShrSet_in_2 ;
  /* hdlname = "rules_19 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2770.16-2770.30" */
  wire \rules_19.io_ShrSet_in_3 ;
  /* hdlname = "rules_19 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2771.16-2771.31" */
  wire \rules_19.io_ShrSet_out_0 ;
  /* hdlname = "rules_19 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2772.16-2772.31" */
  wire \rules_19.io_ShrSet_out_1 ;
  /* hdlname = "rules_19 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2773.16-2773.31" */
  wire \rules_19.io_ShrSet_out_2 ;
  /* hdlname = "rules_19 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2774.16-2774.31" */
  wire \rules_19.io_ShrSet_out_3 ;
  /* hdlname = "rules_19 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2694.16-2694.23" */
  wire \rules_19.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7804.14-7804.36" */
  wire [1:0] rules_19_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7805.14-7805.37" */
  wire [1:0] rules_19_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7717.14-7717.41" */
  wire [1:0] rules_19_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7716.14-7716.42" */
  wire [1:0] rules_19_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7719.14-7719.41" */
  wire [1:0] rules_19_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7718.14-7718.42" */
  wire [1:0] rules_19_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7721.14-7721.41" */
  wire [1:0] rules_19_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7720.14-7720.42" */
  wire [1:0] rules_19_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7723.14-7723.41" */
  wire [1:0] rules_19_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7722.14-7722.42" */
  wire [1:0] rules_19_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7725.14-7725.42" */
  wire [1:0] rules_19_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7724.14-7724.43" */
  wire [1:0] rules_19_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7727.14-7727.42" */
  wire [1:0] rules_19_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7726.14-7726.43" */
  wire [1:0] rules_19_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7729.14-7729.42" */
  wire [1:0] rules_19_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7728.14-7728.43" */
  wire [1:0] rules_19_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7731.14-7731.42" */
  wire [1:0] rules_19_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7730.14-7730.43" */
  wire [1:0] rules_19_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7732.14-7732.40" */
  wire [2:0] rules_19_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7733.14-7733.41" */
  wire [1:0] rules_19_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7734.14-7734.40" */
  wire [2:0] rules_19_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7735.14-7735.41" */
  wire [1:0] rules_19_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7736.14-7736.40" */
  wire [2:0] rules_19_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7737.14-7737.41" */
  wire [1:0] rules_19_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7738.14-7738.40" */
  wire [2:0] rules_19_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7739.14-7739.41" */
  wire [1:0] rules_19_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7740.14-7740.41" */
  wire [2:0] rules_19_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7741.14-7741.42" */
  wire [1:0] rules_19_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7742.14-7742.41" */
  wire [2:0] rules_19_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7743.14-7743.42" */
  wire [1:0] rules_19_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7744.14-7744.41" */
  wire [2:0] rules_19_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7745.14-7745.42" */
  wire [1:0] rules_19_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7746.14-7746.41" */
  wire [2:0] rules_19_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7747.14-7747.42" */
  wire [1:0] rules_19_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7748.14-7748.40" */
  wire [2:0] rules_19_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7749.14-7749.41" */
  wire [1:0] rules_19_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7750.14-7750.40" */
  wire [2:0] rules_19_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7751.14-7751.41" */
  wire [1:0] rules_19_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7752.14-7752.40" */
  wire [2:0] rules_19_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7753.14-7753.41" */
  wire [1:0] rules_19_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7754.14-7754.40" */
  wire [2:0] rules_19_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7755.14-7755.41" */
  wire [1:0] rules_19_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7756.14-7756.41" */
  wire [2:0] rules_19_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7757.14-7757.42" */
  wire [1:0] rules_19_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7758.14-7758.41" */
  wire [2:0] rules_19_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7759.14-7759.42" */
  wire [1:0] rules_19_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7760.14-7760.41" */
  wire [2:0] rules_19_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7761.14-7761.42" */
  wire [1:0] rules_19_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7762.14-7762.41" */
  wire [2:0] rules_19_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7763.14-7763.42" */
  wire [1:0] rules_19_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7764.14-7764.40" */
  wire [2:0] rules_19_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7765.14-7765.41" */
  wire [1:0] rules_19_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7766.14-7766.40" */
  wire [2:0] rules_19_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7767.14-7767.41" */
  wire [1:0] rules_19_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7768.14-7768.40" */
  wire [2:0] rules_19_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7769.14-7769.41" */
  wire [1:0] rules_19_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7770.14-7770.40" */
  wire [2:0] rules_19_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7771.14-7771.41" */
  wire [1:0] rules_19_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7772.14-7772.41" */
  wire [2:0] rules_19_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7773.14-7773.42" */
  wire [1:0] rules_19_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7774.14-7774.41" */
  wire [2:0] rules_19_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7775.14-7775.42" */
  wire [1:0] rules_19_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7776.14-7776.41" */
  wire [2:0] rules_19_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7777.14-7777.42" */
  wire [1:0] rules_19_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7778.14-7778.41" */
  wire [2:0] rules_19_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7779.14-7779.42" */
  wire [1:0] rules_19_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7798.14-7798.35" */
  wire [2:0] rules_19_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7799.14-7799.36" */
  wire [2:0] rules_19_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7800.14-7800.35" */
  wire [1:0] rules_19_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7801.14-7801.36" */
  wire [1:0] rules_19_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7796.9-7796.30" */
  wire rules_19_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7797.9-7797.31" */
  wire rules_19_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7780.9-7780.32" */
  wire rules_19_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7781.9-7781.32" */
  wire rules_19_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7782.9-7782.32" */
  wire rules_19_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7783.9-7783.32" */
  wire rules_19_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7784.9-7784.33" */
  wire rules_19_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7785.9-7785.33" */
  wire rules_19_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7786.9-7786.33" */
  wire rules_19_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7787.9-7787.33" */
  wire rules_19_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7802.14-7802.36" */
  wire [1:0] rules_19_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7803.14-7803.37" */
  wire [1:0] rules_19_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7788.9-7788.32" */
  wire rules_19_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7789.9-7789.32" */
  wire rules_19_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7790.9-7790.32" */
  wire rules_19_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7791.9-7791.32" */
  wire rules_19_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7792.9-7792.33" */
  wire rules_19_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7793.9-7793.33" */
  wire rules_19_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7794.9-7794.33" */
  wire rules_19_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7795.9-7795.33" */
  wire rules_19_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7715.9-7715.25" */
  wire rules_19_io_en_r;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6166.14-6166.35" */
  wire [1:0] rules_1_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6167.14-6167.36" */
  wire [1:0] rules_1_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6079.14-6079.40" */
  wire [1:0] rules_1_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6078.14-6078.41" */
  wire [1:0] rules_1_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6081.14-6081.40" */
  wire [1:0] rules_1_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6080.14-6080.41" */
  wire [1:0] rules_1_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6083.14-6083.40" */
  wire [1:0] rules_1_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6082.14-6082.41" */
  wire [1:0] rules_1_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6085.14-6085.40" */
  wire [1:0] rules_1_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6084.14-6084.41" */
  wire [1:0] rules_1_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6087.14-6087.41" */
  wire [1:0] rules_1_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6086.14-6086.42" */
  wire [1:0] rules_1_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6089.14-6089.41" */
  wire [1:0] rules_1_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6088.14-6088.42" */
  wire [1:0] rules_1_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6091.14-6091.41" */
  wire [1:0] rules_1_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6090.14-6090.42" */
  wire [1:0] rules_1_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6093.14-6093.41" */
  wire [1:0] rules_1_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6092.14-6092.42" */
  wire [1:0] rules_1_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6094.14-6094.39" */
  wire [2:0] rules_1_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6095.14-6095.40" */
  wire [1:0] rules_1_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6096.14-6096.39" */
  wire [2:0] rules_1_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6097.14-6097.40" */
  wire [1:0] rules_1_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6098.14-6098.39" */
  wire [2:0] rules_1_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6099.14-6099.40" */
  wire [1:0] rules_1_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6100.14-6100.39" */
  wire [2:0] rules_1_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6101.14-6101.40" */
  wire [1:0] rules_1_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6102.14-6102.40" */
  wire [2:0] rules_1_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6103.14-6103.41" */
  wire [1:0] rules_1_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6104.14-6104.40" */
  wire [2:0] rules_1_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6105.14-6105.41" */
  wire [1:0] rules_1_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6106.14-6106.40" */
  wire [2:0] rules_1_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6107.14-6107.41" */
  wire [1:0] rules_1_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6108.14-6108.40" */
  wire [2:0] rules_1_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6109.14-6109.41" */
  wire [1:0] rules_1_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6110.14-6110.39" */
  wire [2:0] rules_1_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6111.14-6111.40" */
  wire [1:0] rules_1_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6112.14-6112.39" */
  wire [2:0] rules_1_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6113.14-6113.40" */
  wire [1:0] rules_1_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6114.14-6114.39" */
  wire [2:0] rules_1_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6115.14-6115.40" */
  wire [1:0] rules_1_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6116.14-6116.39" */
  wire [2:0] rules_1_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6117.14-6117.40" */
  wire [1:0] rules_1_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6118.14-6118.40" */
  wire [2:0] rules_1_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6119.14-6119.41" */
  wire [1:0] rules_1_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6120.14-6120.40" */
  wire [2:0] rules_1_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6121.14-6121.41" */
  wire [1:0] rules_1_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6122.14-6122.40" */
  wire [2:0] rules_1_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6123.14-6123.41" */
  wire [1:0] rules_1_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6124.14-6124.40" */
  wire [2:0] rules_1_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6125.14-6125.41" */
  wire [1:0] rules_1_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6126.14-6126.39" */
  wire [2:0] rules_1_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6127.14-6127.40" */
  wire [1:0] rules_1_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6128.14-6128.39" */
  wire [2:0] rules_1_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6129.14-6129.40" */
  wire [1:0] rules_1_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6130.14-6130.39" */
  wire [2:0] rules_1_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6131.14-6131.40" */
  wire [1:0] rules_1_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6132.14-6132.39" */
  wire [2:0] rules_1_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6133.14-6133.40" */
  wire [1:0] rules_1_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6134.14-6134.40" */
  wire [2:0] rules_1_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6135.14-6135.41" */
  wire [1:0] rules_1_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6136.14-6136.40" */
  wire [2:0] rules_1_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6137.14-6137.41" */
  wire [1:0] rules_1_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6138.14-6138.40" */
  wire [2:0] rules_1_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6139.14-6139.41" */
  wire [1:0] rules_1_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6140.14-6140.40" */
  wire [2:0] rules_1_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6141.14-6141.41" */
  wire [1:0] rules_1_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6160.14-6160.34" */
  wire [2:0] rules_1_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6161.14-6161.35" */
  wire [2:0] rules_1_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6162.14-6162.34" */
  wire [1:0] rules_1_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6163.14-6163.35" */
  wire [1:0] rules_1_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6158.9-6158.29" */
  wire rules_1_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6159.9-6159.30" */
  wire rules_1_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6142.9-6142.31" */
  wire rules_1_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6143.9-6143.31" */
  wire rules_1_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6144.9-6144.31" */
  wire rules_1_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6145.9-6145.31" */
  wire rules_1_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6146.9-6146.32" */
  wire rules_1_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6147.9-6147.32" */
  wire rules_1_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6148.9-6148.32" */
  wire rules_1_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6149.9-6149.32" */
  wire rules_1_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6164.14-6164.35" */
  wire [1:0] rules_1_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6165.14-6165.36" */
  wire [1:0] rules_1_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6150.9-6150.31" */
  wire rules_1_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6151.9-6151.31" */
  wire rules_1_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6152.9-6152.31" */
  wire rules_1_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6153.9-6153.31" */
  wire rules_1_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6154.9-6154.32" */
  wire rules_1_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6155.9-6155.32" */
  wire rules_1_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6156.9-6156.32" */
  wire rules_1_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6157.9-6157.32" */
  wire rules_1_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6077.9-6077.24" */
  wire rules_1_io_en_r;
  /* hdlname = "rules_2 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:372.14-372.20" */
  wire [1:0] \rules_2._GEN_0 ;
  /* hdlname = "rules_2 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:373.14-373.20" */
  wire [1:0] \rules_2._GEN_1 ;
  /* hdlname = "rules_2 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:369.16-369.29" */
  wire [1:0] \rules_2.io_AuxData_in ;
  /* hdlname = "rules_2 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:370.16-370.30" */
  wire [1:0] \rules_2.io_AuxData_out ;
  /* hdlname = "rules_2 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:282.16-282.34" */
  wire [1:0] \rules_2.io_Cache_in_0_Data ;
  /* hdlname = "rules_2 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:281.16-281.35" */
  wire [1:0] \rules_2.io_Cache_in_0_State ;
  /* hdlname = "rules_2 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:284.16-284.34" */
  wire [1:0] \rules_2.io_Cache_in_1_Data ;
  /* hdlname = "rules_2 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:283.16-283.35" */
  wire [1:0] \rules_2.io_Cache_in_1_State ;
  /* hdlname = "rules_2 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:286.16-286.34" */
  wire [1:0] \rules_2.io_Cache_in_2_Data ;
  /* hdlname = "rules_2 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:285.16-285.35" */
  wire [1:0] \rules_2.io_Cache_in_2_State ;
  /* hdlname = "rules_2 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:288.16-288.34" */
  wire [1:0] \rules_2.io_Cache_in_3_Data ;
  /* hdlname = "rules_2 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:287.16-287.35" */
  wire [1:0] \rules_2.io_Cache_in_3_State ;
  /* hdlname = "rules_2 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:290.16-290.35" */
  wire [1:0] \rules_2.io_Cache_out_0_Data ;
  /* hdlname = "rules_2 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:289.16-289.36" */
  wire [1:0] \rules_2.io_Cache_out_0_State ;
  /* hdlname = "rules_2 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:292.16-292.35" */
  wire [1:0] \rules_2.io_Cache_out_1_Data ;
  /* hdlname = "rules_2 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:291.16-291.36" */
  wire [1:0] \rules_2.io_Cache_out_1_State ;
  /* hdlname = "rules_2 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:294.16-294.35" */
  wire [1:0] \rules_2.io_Cache_out_2_Data ;
  /* hdlname = "rules_2 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:293.16-293.36" */
  wire [1:0] \rules_2.io_Cache_out_2_State ;
  /* hdlname = "rules_2 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:296.16-296.35" */
  wire [1:0] \rules_2.io_Cache_out_3_Data ;
  /* hdlname = "rules_2 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:295.16-295.36" */
  wire [1:0] \rules_2.io_Cache_out_3_State ;
  /* hdlname = "rules_2 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:297.16-297.33" */
  wire [2:0] \rules_2.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_2 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:298.16-298.34" */
  wire [1:0] \rules_2.io_Chan1_in_0_Data ;
  /* hdlname = "rules_2 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:299.16-299.33" */
  wire [2:0] \rules_2.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_2 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:300.16-300.34" */
  wire [1:0] \rules_2.io_Chan1_in_1_Data ;
  /* hdlname = "rules_2 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:301.16-301.33" */
  wire [2:0] \rules_2.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_2 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:302.16-302.34" */
  wire [1:0] \rules_2.io_Chan1_in_2_Data ;
  /* hdlname = "rules_2 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:303.16-303.33" */
  wire [2:0] \rules_2.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_2 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:304.16-304.34" */
  wire [1:0] \rules_2.io_Chan1_in_3_Data ;
  /* hdlname = "rules_2 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:305.16-305.34" */
  wire [2:0] \rules_2.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_2 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:306.16-306.35" */
  wire [1:0] \rules_2.io_Chan1_out_0_Data ;
  /* hdlname = "rules_2 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:307.16-307.34" */
  wire [2:0] \rules_2.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_2 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:308.16-308.35" */
  wire [1:0] \rules_2.io_Chan1_out_1_Data ;
  /* hdlname = "rules_2 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:309.16-309.34" */
  wire [2:0] \rules_2.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_2 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:310.16-310.35" */
  wire [1:0] \rules_2.io_Chan1_out_2_Data ;
  /* hdlname = "rules_2 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:311.16-311.34" */
  wire [2:0] \rules_2.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_2 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:312.16-312.35" */
  wire [1:0] \rules_2.io_Chan1_out_3_Data ;
  /* hdlname = "rules_2 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:313.16-313.33" */
  wire [2:0] \rules_2.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_2 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:314.16-314.34" */
  wire [1:0] \rules_2.io_Chan2_in_0_Data ;
  /* hdlname = "rules_2 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:315.16-315.33" */
  wire [2:0] \rules_2.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_2 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:316.16-316.34" */
  wire [1:0] \rules_2.io_Chan2_in_1_Data ;
  /* hdlname = "rules_2 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:317.16-317.33" */
  wire [2:0] \rules_2.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_2 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:318.16-318.34" */
  wire [1:0] \rules_2.io_Chan2_in_2_Data ;
  /* hdlname = "rules_2 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:319.16-319.33" */
  wire [2:0] \rules_2.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_2 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:320.16-320.34" */
  wire [1:0] \rules_2.io_Chan2_in_3_Data ;
  /* hdlname = "rules_2 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:321.16-321.34" */
  wire [2:0] \rules_2.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_2 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:322.16-322.35" */
  wire [1:0] \rules_2.io_Chan2_out_0_Data ;
  /* hdlname = "rules_2 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:323.16-323.34" */
  wire [2:0] \rules_2.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_2 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:324.16-324.35" */
  wire [1:0] \rules_2.io_Chan2_out_1_Data ;
  /* hdlname = "rules_2 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:325.16-325.34" */
  wire [2:0] \rules_2.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_2 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:326.16-326.35" */
  wire [1:0] \rules_2.io_Chan2_out_2_Data ;
  /* hdlname = "rules_2 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:327.16-327.34" */
  wire [2:0] \rules_2.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_2 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:328.16-328.35" */
  wire [1:0] \rules_2.io_Chan2_out_3_Data ;
  /* hdlname = "rules_2 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:329.16-329.33" */
  wire [2:0] \rules_2.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_2 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:330.16-330.34" */
  wire [1:0] \rules_2.io_Chan3_in_0_Data ;
  /* hdlname = "rules_2 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:331.16-331.33" */
  wire [2:0] \rules_2.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_2 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:332.16-332.34" */
  wire [1:0] \rules_2.io_Chan3_in_1_Data ;
  /* hdlname = "rules_2 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:333.16-333.33" */
  wire [2:0] \rules_2.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_2 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:334.16-334.34" */
  wire [1:0] \rules_2.io_Chan3_in_2_Data ;
  /* hdlname = "rules_2 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:335.16-335.33" */
  wire [2:0] \rules_2.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_2 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:336.16-336.34" */
  wire [1:0] \rules_2.io_Chan3_in_3_Data ;
  /* hdlname = "rules_2 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:337.16-337.34" */
  wire [2:0] \rules_2.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_2 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:338.16-338.35" */
  wire [1:0] \rules_2.io_Chan3_out_0_Data ;
  /* hdlname = "rules_2 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:339.16-339.34" */
  wire [2:0] \rules_2.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_2 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:340.16-340.35" */
  wire [1:0] \rules_2.io_Chan3_out_1_Data ;
  /* hdlname = "rules_2 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:341.16-341.34" */
  wire [2:0] \rules_2.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_2 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:342.16-342.35" */
  wire [1:0] \rules_2.io_Chan3_out_2_Data ;
  /* hdlname = "rules_2 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:343.16-343.34" */
  wire [2:0] \rules_2.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_2 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:344.16-344.35" */
  wire [1:0] \rules_2.io_Chan3_out_3_Data ;
  /* hdlname = "rules_2 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:363.16-363.28" */
  wire [2:0] \rules_2.io_CurCmd_in ;
  /* hdlname = "rules_2 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:364.16-364.29" */
  wire [2:0] \rules_2.io_CurCmd_out ;
  /* hdlname = "rules_2 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:365.16-365.28" */
  wire [1:0] \rules_2.io_CurPtr_in ;
  /* hdlname = "rules_2 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:366.16-366.29" */
  wire [1:0] \rules_2.io_CurPtr_out ;
  /* hdlname = "rules_2 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:361.16-361.28" */
  wire \rules_2.io_ExGntd_in ;
  /* hdlname = "rules_2 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:362.16-362.29" */
  wire \rules_2.io_ExGntd_out ;
  /* hdlname = "rules_2 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:345.16-345.30" */
  wire \rules_2.io_InvSet_in_0 ;
  /* hdlname = "rules_2 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:346.16-346.30" */
  wire \rules_2.io_InvSet_in_1 ;
  /* hdlname = "rules_2 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:347.16-347.30" */
  wire \rules_2.io_InvSet_in_2 ;
  /* hdlname = "rules_2 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:348.16-348.30" */
  wire \rules_2.io_InvSet_in_3 ;
  /* hdlname = "rules_2 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:349.16-349.31" */
  wire \rules_2.io_InvSet_out_0 ;
  /* hdlname = "rules_2 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:350.16-350.31" */
  wire \rules_2.io_InvSet_out_1 ;
  /* hdlname = "rules_2 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:351.16-351.31" */
  wire \rules_2.io_InvSet_out_2 ;
  /* hdlname = "rules_2 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:352.16-352.31" */
  wire \rules_2.io_InvSet_out_3 ;
  /* hdlname = "rules_2 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:367.16-367.29" */
  wire [1:0] \rules_2.io_MemData_in ;
  /* hdlname = "rules_2 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:368.16-368.30" */
  wire [1:0] \rules_2.io_MemData_out ;
  /* hdlname = "rules_2 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:353.16-353.30" */
  wire \rules_2.io_ShrSet_in_0 ;
  /* hdlname = "rules_2 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:354.16-354.30" */
  wire \rules_2.io_ShrSet_in_1 ;
  /* hdlname = "rules_2 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:355.16-355.30" */
  wire \rules_2.io_ShrSet_in_2 ;
  /* hdlname = "rules_2 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:356.16-356.30" */
  wire \rules_2.io_ShrSet_in_3 ;
  /* hdlname = "rules_2 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:357.16-357.31" */
  wire \rules_2.io_ShrSet_out_0 ;
  /* hdlname = "rules_2 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:358.16-358.31" */
  wire \rules_2.io_ShrSet_out_1 ;
  /* hdlname = "rules_2 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:359.16-359.31" */
  wire \rules_2.io_ShrSet_out_2 ;
  /* hdlname = "rules_2 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:360.16-360.31" */
  wire \rules_2.io_ShrSet_out_3 ;
  /* hdlname = "rules_2 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:280.16-280.23" */
  wire \rules_2.io_en_r ;
  /* hdlname = "rules_20 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.14-2931.20" */
  wire [2:0] \rules_20._GEN_0 ;
  /* hdlname = "rules_20 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.9-2933.15" */
  wire \rules_20._GEN_1 ;
  /* hdlname = "rules_20 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2928.16-2928.29" */
  wire [1:0] \rules_20.io_AuxData_in ;
  /* hdlname = "rules_20 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2929.16-2929.30" */
  wire [1:0] \rules_20.io_AuxData_out ;
  /* hdlname = "rules_20 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2841.16-2841.34" */
  wire [1:0] \rules_20.io_Cache_in_0_Data ;
  /* hdlname = "rules_20 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2840.16-2840.35" */
  wire [1:0] \rules_20.io_Cache_in_0_State ;
  /* hdlname = "rules_20 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2843.16-2843.34" */
  wire [1:0] \rules_20.io_Cache_in_1_Data ;
  /* hdlname = "rules_20 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2842.16-2842.35" */
  wire [1:0] \rules_20.io_Cache_in_1_State ;
  /* hdlname = "rules_20 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2845.16-2845.34" */
  wire [1:0] \rules_20.io_Cache_in_2_Data ;
  /* hdlname = "rules_20 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2844.16-2844.35" */
  wire [1:0] \rules_20.io_Cache_in_2_State ;
  /* hdlname = "rules_20 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2847.16-2847.34" */
  wire [1:0] \rules_20.io_Cache_in_3_Data ;
  /* hdlname = "rules_20 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2846.16-2846.35" */
  wire [1:0] \rules_20.io_Cache_in_3_State ;
  /* hdlname = "rules_20 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2849.16-2849.35" */
  wire [1:0] \rules_20.io_Cache_out_0_Data ;
  /* hdlname = "rules_20 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2848.16-2848.36" */
  wire [1:0] \rules_20.io_Cache_out_0_State ;
  /* hdlname = "rules_20 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2851.16-2851.35" */
  wire [1:0] \rules_20.io_Cache_out_1_Data ;
  /* hdlname = "rules_20 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2850.16-2850.36" */
  wire [1:0] \rules_20.io_Cache_out_1_State ;
  /* hdlname = "rules_20 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2853.16-2853.35" */
  wire [1:0] \rules_20.io_Cache_out_2_Data ;
  /* hdlname = "rules_20 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2852.16-2852.36" */
  wire [1:0] \rules_20.io_Cache_out_2_State ;
  /* hdlname = "rules_20 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2855.16-2855.35" */
  wire [1:0] \rules_20.io_Cache_out_3_Data ;
  /* hdlname = "rules_20 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2854.16-2854.36" */
  wire [1:0] \rules_20.io_Cache_out_3_State ;
  /* hdlname = "rules_20 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2856.16-2856.33" */
  wire [2:0] \rules_20.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_20 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2857.16-2857.34" */
  wire [1:0] \rules_20.io_Chan1_in_0_Data ;
  /* hdlname = "rules_20 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2858.16-2858.33" */
  wire [2:0] \rules_20.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_20 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2859.16-2859.34" */
  wire [1:0] \rules_20.io_Chan1_in_1_Data ;
  /* hdlname = "rules_20 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2860.16-2860.33" */
  wire [2:0] \rules_20.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_20 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2861.16-2861.34" */
  wire [1:0] \rules_20.io_Chan1_in_2_Data ;
  /* hdlname = "rules_20 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2862.16-2862.33" */
  wire [2:0] \rules_20.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_20 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2863.16-2863.34" */
  wire [1:0] \rules_20.io_Chan1_in_3_Data ;
  /* hdlname = "rules_20 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2864.16-2864.34" */
  wire [2:0] \rules_20.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_20 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2865.16-2865.35" */
  wire [1:0] \rules_20.io_Chan1_out_0_Data ;
  /* hdlname = "rules_20 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2866.16-2866.34" */
  wire [2:0] \rules_20.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_20 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2867.16-2867.35" */
  wire [1:0] \rules_20.io_Chan1_out_1_Data ;
  /* hdlname = "rules_20 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2868.16-2868.34" */
  wire [2:0] \rules_20.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_20 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2869.16-2869.35" */
  wire [1:0] \rules_20.io_Chan1_out_2_Data ;
  /* hdlname = "rules_20 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2870.16-2870.34" */
  wire [2:0] \rules_20.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_20 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2871.16-2871.35" */
  wire [1:0] \rules_20.io_Chan1_out_3_Data ;
  /* hdlname = "rules_20 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2872.16-2872.33" */
  wire [2:0] \rules_20.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_20 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2873.16-2873.34" */
  wire [1:0] \rules_20.io_Chan2_in_0_Data ;
  /* hdlname = "rules_20 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2874.16-2874.33" */
  wire [2:0] \rules_20.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_20 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2875.16-2875.34" */
  wire [1:0] \rules_20.io_Chan2_in_1_Data ;
  /* hdlname = "rules_20 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2876.16-2876.33" */
  wire [2:0] \rules_20.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_20 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2877.16-2877.34" */
  wire [1:0] \rules_20.io_Chan2_in_2_Data ;
  /* hdlname = "rules_20 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2878.16-2878.33" */
  wire [2:0] \rules_20.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_20 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2879.16-2879.34" */
  wire [1:0] \rules_20.io_Chan2_in_3_Data ;
  /* hdlname = "rules_20 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2880.16-2880.34" */
  wire [2:0] \rules_20.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_20 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2881.16-2881.35" */
  wire [1:0] \rules_20.io_Chan2_out_0_Data ;
  /* hdlname = "rules_20 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2882.16-2882.34" */
  wire [2:0] \rules_20.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_20 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2883.16-2883.35" */
  wire [1:0] \rules_20.io_Chan2_out_1_Data ;
  /* hdlname = "rules_20 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2884.16-2884.34" */
  wire [2:0] \rules_20.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_20 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2885.16-2885.35" */
  wire [1:0] \rules_20.io_Chan2_out_2_Data ;
  /* hdlname = "rules_20 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2886.16-2886.34" */
  wire [2:0] \rules_20.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_20 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2887.16-2887.35" */
  wire [1:0] \rules_20.io_Chan2_out_3_Data ;
  /* hdlname = "rules_20 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2888.16-2888.33" */
  wire [2:0] \rules_20.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_20 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2889.16-2889.34" */
  wire [1:0] \rules_20.io_Chan3_in_0_Data ;
  /* hdlname = "rules_20 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2890.16-2890.33" */
  wire [2:0] \rules_20.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_20 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2891.16-2891.34" */
  wire [1:0] \rules_20.io_Chan3_in_1_Data ;
  /* hdlname = "rules_20 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2892.16-2892.33" */
  wire [2:0] \rules_20.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_20 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2893.16-2893.34" */
  wire [1:0] \rules_20.io_Chan3_in_2_Data ;
  /* hdlname = "rules_20 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2894.16-2894.33" */
  wire [2:0] \rules_20.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_20 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2895.16-2895.34" */
  wire [1:0] \rules_20.io_Chan3_in_3_Data ;
  /* hdlname = "rules_20 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2896.16-2896.34" */
  wire [2:0] \rules_20.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_20 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2897.16-2897.35" */
  wire [1:0] \rules_20.io_Chan3_out_0_Data ;
  /* hdlname = "rules_20 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2898.16-2898.34" */
  wire [2:0] \rules_20.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_20 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2899.16-2899.35" */
  wire [1:0] \rules_20.io_Chan3_out_1_Data ;
  /* hdlname = "rules_20 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2900.16-2900.34" */
  wire [2:0] \rules_20.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_20 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2901.16-2901.35" */
  wire [1:0] \rules_20.io_Chan3_out_2_Data ;
  /* hdlname = "rules_20 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2902.16-2902.34" */
  wire [2:0] \rules_20.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_20 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2903.16-2903.35" */
  wire [1:0] \rules_20.io_Chan3_out_3_Data ;
  /* hdlname = "rules_20 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2922.16-2922.28" */
  wire [2:0] \rules_20.io_CurCmd_in ;
  /* hdlname = "rules_20 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2923.16-2923.29" */
  wire [2:0] \rules_20.io_CurCmd_out ;
  /* hdlname = "rules_20 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2924.16-2924.28" */
  wire [1:0] \rules_20.io_CurPtr_in ;
  /* hdlname = "rules_20 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2925.16-2925.29" */
  wire [1:0] \rules_20.io_CurPtr_out ;
  /* hdlname = "rules_20 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2920.16-2920.28" */
  wire \rules_20.io_ExGntd_in ;
  /* hdlname = "rules_20 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2921.16-2921.29" */
  wire \rules_20.io_ExGntd_out ;
  /* hdlname = "rules_20 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2904.16-2904.30" */
  wire \rules_20.io_InvSet_in_0 ;
  /* hdlname = "rules_20 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2905.16-2905.30" */
  wire \rules_20.io_InvSet_in_1 ;
  /* hdlname = "rules_20 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2906.16-2906.30" */
  wire \rules_20.io_InvSet_in_2 ;
  /* hdlname = "rules_20 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2907.16-2907.30" */
  wire \rules_20.io_InvSet_in_3 ;
  /* hdlname = "rules_20 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2908.16-2908.31" */
  wire \rules_20.io_InvSet_out_0 ;
  /* hdlname = "rules_20 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2909.16-2909.31" */
  wire \rules_20.io_InvSet_out_1 ;
  /* hdlname = "rules_20 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2910.16-2910.31" */
  wire \rules_20.io_InvSet_out_2 ;
  /* hdlname = "rules_20 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2911.16-2911.31" */
  wire \rules_20.io_InvSet_out_3 ;
  /* hdlname = "rules_20 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2926.16-2926.29" */
  wire [1:0] \rules_20.io_MemData_in ;
  /* hdlname = "rules_20 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2927.16-2927.30" */
  wire [1:0] \rules_20.io_MemData_out ;
  /* hdlname = "rules_20 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2912.16-2912.30" */
  wire \rules_20.io_ShrSet_in_0 ;
  /* hdlname = "rules_20 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2913.16-2913.30" */
  wire \rules_20.io_ShrSet_in_1 ;
  /* hdlname = "rules_20 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2914.16-2914.30" */
  wire \rules_20.io_ShrSet_in_2 ;
  /* hdlname = "rules_20 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2915.16-2915.30" */
  wire \rules_20.io_ShrSet_in_3 ;
  /* hdlname = "rules_20 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2916.16-2916.31" */
  wire \rules_20.io_ShrSet_out_0 ;
  /* hdlname = "rules_20 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2917.16-2917.31" */
  wire \rules_20.io_ShrSet_out_1 ;
  /* hdlname = "rules_20 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2918.16-2918.31" */
  wire \rules_20.io_ShrSet_out_2 ;
  /* hdlname = "rules_20 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2919.16-2919.31" */
  wire \rules_20.io_ShrSet_out_3 ;
  /* hdlname = "rules_20 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2839.16-2839.23" */
  wire \rules_20.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7895.14-7895.36" */
  wire [1:0] rules_20_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7896.14-7896.37" */
  wire [1:0] rules_20_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7808.14-7808.41" */
  wire [1:0] rules_20_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7807.14-7807.42" */
  wire [1:0] rules_20_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7810.14-7810.41" */
  wire [1:0] rules_20_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7809.14-7809.42" */
  wire [1:0] rules_20_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7812.14-7812.41" */
  wire [1:0] rules_20_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7811.14-7811.42" */
  wire [1:0] rules_20_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7814.14-7814.41" */
  wire [1:0] rules_20_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7813.14-7813.42" */
  wire [1:0] rules_20_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7816.14-7816.42" */
  wire [1:0] rules_20_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7815.14-7815.43" */
  wire [1:0] rules_20_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7818.14-7818.42" */
  wire [1:0] rules_20_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7817.14-7817.43" */
  wire [1:0] rules_20_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7820.14-7820.42" */
  wire [1:0] rules_20_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7819.14-7819.43" */
  wire [1:0] rules_20_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7822.14-7822.42" */
  wire [1:0] rules_20_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7821.14-7821.43" */
  wire [1:0] rules_20_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7823.14-7823.40" */
  wire [2:0] rules_20_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7824.14-7824.41" */
  wire [1:0] rules_20_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7825.14-7825.40" */
  wire [2:0] rules_20_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7826.14-7826.41" */
  wire [1:0] rules_20_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7827.14-7827.40" */
  wire [2:0] rules_20_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7828.14-7828.41" */
  wire [1:0] rules_20_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7829.14-7829.40" */
  wire [2:0] rules_20_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7830.14-7830.41" */
  wire [1:0] rules_20_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7831.14-7831.41" */
  wire [2:0] rules_20_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7832.14-7832.42" */
  wire [1:0] rules_20_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7833.14-7833.41" */
  wire [2:0] rules_20_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7834.14-7834.42" */
  wire [1:0] rules_20_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7835.14-7835.41" */
  wire [2:0] rules_20_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7836.14-7836.42" */
  wire [1:0] rules_20_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7837.14-7837.41" */
  wire [2:0] rules_20_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7838.14-7838.42" */
  wire [1:0] rules_20_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7839.14-7839.40" */
  wire [2:0] rules_20_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7840.14-7840.41" */
  wire [1:0] rules_20_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7841.14-7841.40" */
  wire [2:0] rules_20_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7842.14-7842.41" */
  wire [1:0] rules_20_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7843.14-7843.40" */
  wire [2:0] rules_20_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7844.14-7844.41" */
  wire [1:0] rules_20_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7845.14-7845.40" */
  wire [2:0] rules_20_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7846.14-7846.41" */
  wire [1:0] rules_20_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7847.14-7847.41" */
  wire [2:0] rules_20_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7848.14-7848.42" */
  wire [1:0] rules_20_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7849.14-7849.41" */
  wire [2:0] rules_20_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7850.14-7850.42" */
  wire [1:0] rules_20_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7851.14-7851.41" */
  wire [2:0] rules_20_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7852.14-7852.42" */
  wire [1:0] rules_20_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7853.14-7853.41" */
  wire [2:0] rules_20_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7854.14-7854.42" */
  wire [1:0] rules_20_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7855.14-7855.40" */
  wire [2:0] rules_20_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7856.14-7856.41" */
  wire [1:0] rules_20_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7857.14-7857.40" */
  wire [2:0] rules_20_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7858.14-7858.41" */
  wire [1:0] rules_20_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7859.14-7859.40" */
  wire [2:0] rules_20_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7860.14-7860.41" */
  wire [1:0] rules_20_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7861.14-7861.40" */
  wire [2:0] rules_20_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7862.14-7862.41" */
  wire [1:0] rules_20_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7863.14-7863.41" */
  wire [2:0] rules_20_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7864.14-7864.42" */
  wire [1:0] rules_20_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7865.14-7865.41" */
  wire [2:0] rules_20_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7866.14-7866.42" */
  wire [1:0] rules_20_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7867.14-7867.41" */
  wire [2:0] rules_20_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7868.14-7868.42" */
  wire [1:0] rules_20_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7869.14-7869.41" */
  wire [2:0] rules_20_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7870.14-7870.42" */
  wire [1:0] rules_20_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7889.14-7889.35" */
  wire [2:0] rules_20_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7890.14-7890.36" */
  wire [2:0] rules_20_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7891.14-7891.35" */
  wire [1:0] rules_20_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7892.14-7892.36" */
  wire [1:0] rules_20_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7887.9-7887.30" */
  wire rules_20_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7888.9-7888.31" */
  wire rules_20_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7871.9-7871.32" */
  wire rules_20_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7872.9-7872.32" */
  wire rules_20_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7873.9-7873.32" */
  wire rules_20_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7874.9-7874.32" */
  wire rules_20_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7875.9-7875.33" */
  wire rules_20_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7876.9-7876.33" */
  wire rules_20_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7877.9-7877.33" */
  wire rules_20_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7878.9-7878.33" */
  wire rules_20_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7893.14-7893.36" */
  wire [1:0] rules_20_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7894.14-7894.37" */
  wire [1:0] rules_20_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7879.9-7879.32" */
  wire rules_20_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7880.9-7880.32" */
  wire rules_20_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7881.9-7881.32" */
  wire rules_20_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7882.9-7882.32" */
  wire rules_20_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7883.9-7883.33" */
  wire rules_20_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7884.9-7884.33" */
  wire rules_20_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7885.9-7885.33" */
  wire rules_20_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7886.9-7886.33" */
  wire rules_20_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7806.9-7806.25" */
  wire rules_20_io_en_r;
  /* hdlname = "rules_21 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.14-3074.20" */
  wire [2:0] \rules_21._GEN_0 ;
  /* hdlname = "rules_21 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.9-3076.15" */
  wire \rules_21._GEN_1 ;
  /* hdlname = "rules_21 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3071.16-3071.29" */
  wire [1:0] \rules_21.io_AuxData_in ;
  /* hdlname = "rules_21 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3072.16-3072.30" */
  wire [1:0] \rules_21.io_AuxData_out ;
  /* hdlname = "rules_21 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2984.16-2984.34" */
  wire [1:0] \rules_21.io_Cache_in_0_Data ;
  /* hdlname = "rules_21 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2983.16-2983.35" */
  wire [1:0] \rules_21.io_Cache_in_0_State ;
  /* hdlname = "rules_21 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2986.16-2986.34" */
  wire [1:0] \rules_21.io_Cache_in_1_Data ;
  /* hdlname = "rules_21 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2985.16-2985.35" */
  wire [1:0] \rules_21.io_Cache_in_1_State ;
  /* hdlname = "rules_21 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2988.16-2988.34" */
  wire [1:0] \rules_21.io_Cache_in_2_Data ;
  /* hdlname = "rules_21 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2987.16-2987.35" */
  wire [1:0] \rules_21.io_Cache_in_2_State ;
  /* hdlname = "rules_21 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2990.16-2990.34" */
  wire [1:0] \rules_21.io_Cache_in_3_Data ;
  /* hdlname = "rules_21 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2989.16-2989.35" */
  wire [1:0] \rules_21.io_Cache_in_3_State ;
  /* hdlname = "rules_21 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2992.16-2992.35" */
  wire [1:0] \rules_21.io_Cache_out_0_Data ;
  /* hdlname = "rules_21 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2991.16-2991.36" */
  wire [1:0] \rules_21.io_Cache_out_0_State ;
  /* hdlname = "rules_21 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2994.16-2994.35" */
  wire [1:0] \rules_21.io_Cache_out_1_Data ;
  /* hdlname = "rules_21 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2993.16-2993.36" */
  wire [1:0] \rules_21.io_Cache_out_1_State ;
  /* hdlname = "rules_21 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2996.16-2996.35" */
  wire [1:0] \rules_21.io_Cache_out_2_Data ;
  /* hdlname = "rules_21 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2995.16-2995.36" */
  wire [1:0] \rules_21.io_Cache_out_2_State ;
  /* hdlname = "rules_21 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2998.16-2998.35" */
  wire [1:0] \rules_21.io_Cache_out_3_Data ;
  /* hdlname = "rules_21 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2997.16-2997.36" */
  wire [1:0] \rules_21.io_Cache_out_3_State ;
  /* hdlname = "rules_21 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2999.16-2999.33" */
  wire [2:0] \rules_21.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_21 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3000.16-3000.34" */
  wire [1:0] \rules_21.io_Chan1_in_0_Data ;
  /* hdlname = "rules_21 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3001.16-3001.33" */
  wire [2:0] \rules_21.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_21 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3002.16-3002.34" */
  wire [1:0] \rules_21.io_Chan1_in_1_Data ;
  /* hdlname = "rules_21 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3003.16-3003.33" */
  wire [2:0] \rules_21.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_21 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3004.16-3004.34" */
  wire [1:0] \rules_21.io_Chan1_in_2_Data ;
  /* hdlname = "rules_21 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3005.16-3005.33" */
  wire [2:0] \rules_21.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_21 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3006.16-3006.34" */
  wire [1:0] \rules_21.io_Chan1_in_3_Data ;
  /* hdlname = "rules_21 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3007.16-3007.34" */
  wire [2:0] \rules_21.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_21 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3008.16-3008.35" */
  wire [1:0] \rules_21.io_Chan1_out_0_Data ;
  /* hdlname = "rules_21 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3009.16-3009.34" */
  wire [2:0] \rules_21.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_21 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3010.16-3010.35" */
  wire [1:0] \rules_21.io_Chan1_out_1_Data ;
  /* hdlname = "rules_21 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3011.16-3011.34" */
  wire [2:0] \rules_21.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_21 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3012.16-3012.35" */
  wire [1:0] \rules_21.io_Chan1_out_2_Data ;
  /* hdlname = "rules_21 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3013.16-3013.34" */
  wire [2:0] \rules_21.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_21 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3014.16-3014.35" */
  wire [1:0] \rules_21.io_Chan1_out_3_Data ;
  /* hdlname = "rules_21 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3015.16-3015.33" */
  wire [2:0] \rules_21.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_21 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3016.16-3016.34" */
  wire [1:0] \rules_21.io_Chan2_in_0_Data ;
  /* hdlname = "rules_21 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3017.16-3017.33" */
  wire [2:0] \rules_21.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_21 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3018.16-3018.34" */
  wire [1:0] \rules_21.io_Chan2_in_1_Data ;
  /* hdlname = "rules_21 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3019.16-3019.33" */
  wire [2:0] \rules_21.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_21 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3020.16-3020.34" */
  wire [1:0] \rules_21.io_Chan2_in_2_Data ;
  /* hdlname = "rules_21 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3021.16-3021.33" */
  wire [2:0] \rules_21.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_21 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3022.16-3022.34" */
  wire [1:0] \rules_21.io_Chan2_in_3_Data ;
  /* hdlname = "rules_21 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3023.16-3023.34" */
  wire [2:0] \rules_21.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_21 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3024.16-3024.35" */
  wire [1:0] \rules_21.io_Chan2_out_0_Data ;
  /* hdlname = "rules_21 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3025.16-3025.34" */
  wire [2:0] \rules_21.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_21 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3026.16-3026.35" */
  wire [1:0] \rules_21.io_Chan2_out_1_Data ;
  /* hdlname = "rules_21 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3027.16-3027.34" */
  wire [2:0] \rules_21.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_21 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3028.16-3028.35" */
  wire [1:0] \rules_21.io_Chan2_out_2_Data ;
  /* hdlname = "rules_21 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3029.16-3029.34" */
  wire [2:0] \rules_21.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_21 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3030.16-3030.35" */
  wire [1:0] \rules_21.io_Chan2_out_3_Data ;
  /* hdlname = "rules_21 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3031.16-3031.33" */
  wire [2:0] \rules_21.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_21 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3032.16-3032.34" */
  wire [1:0] \rules_21.io_Chan3_in_0_Data ;
  /* hdlname = "rules_21 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3033.16-3033.33" */
  wire [2:0] \rules_21.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_21 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3034.16-3034.34" */
  wire [1:0] \rules_21.io_Chan3_in_1_Data ;
  /* hdlname = "rules_21 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3035.16-3035.33" */
  wire [2:0] \rules_21.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_21 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3036.16-3036.34" */
  wire [1:0] \rules_21.io_Chan3_in_2_Data ;
  /* hdlname = "rules_21 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3037.16-3037.33" */
  wire [2:0] \rules_21.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_21 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3038.16-3038.34" */
  wire [1:0] \rules_21.io_Chan3_in_3_Data ;
  /* hdlname = "rules_21 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3039.16-3039.34" */
  wire [2:0] \rules_21.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_21 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3040.16-3040.35" */
  wire [1:0] \rules_21.io_Chan3_out_0_Data ;
  /* hdlname = "rules_21 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3041.16-3041.34" */
  wire [2:0] \rules_21.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_21 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3042.16-3042.35" */
  wire [1:0] \rules_21.io_Chan3_out_1_Data ;
  /* hdlname = "rules_21 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3043.16-3043.34" */
  wire [2:0] \rules_21.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_21 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3044.16-3044.35" */
  wire [1:0] \rules_21.io_Chan3_out_2_Data ;
  /* hdlname = "rules_21 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3045.16-3045.34" */
  wire [2:0] \rules_21.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_21 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3046.16-3046.35" */
  wire [1:0] \rules_21.io_Chan3_out_3_Data ;
  /* hdlname = "rules_21 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3065.16-3065.28" */
  wire [2:0] \rules_21.io_CurCmd_in ;
  /* hdlname = "rules_21 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3066.16-3066.29" */
  wire [2:0] \rules_21.io_CurCmd_out ;
  /* hdlname = "rules_21 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3067.16-3067.28" */
  wire [1:0] \rules_21.io_CurPtr_in ;
  /* hdlname = "rules_21 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3068.16-3068.29" */
  wire [1:0] \rules_21.io_CurPtr_out ;
  /* hdlname = "rules_21 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3063.16-3063.28" */
  wire \rules_21.io_ExGntd_in ;
  /* hdlname = "rules_21 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3064.16-3064.29" */
  wire \rules_21.io_ExGntd_out ;
  /* hdlname = "rules_21 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3047.16-3047.30" */
  wire \rules_21.io_InvSet_in_0 ;
  /* hdlname = "rules_21 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3048.16-3048.30" */
  wire \rules_21.io_InvSet_in_1 ;
  /* hdlname = "rules_21 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3049.16-3049.30" */
  wire \rules_21.io_InvSet_in_2 ;
  /* hdlname = "rules_21 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3050.16-3050.30" */
  wire \rules_21.io_InvSet_in_3 ;
  /* hdlname = "rules_21 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3051.16-3051.31" */
  wire \rules_21.io_InvSet_out_0 ;
  /* hdlname = "rules_21 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3052.16-3052.31" */
  wire \rules_21.io_InvSet_out_1 ;
  /* hdlname = "rules_21 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3053.16-3053.31" */
  wire \rules_21.io_InvSet_out_2 ;
  /* hdlname = "rules_21 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3054.16-3054.31" */
  wire \rules_21.io_InvSet_out_3 ;
  /* hdlname = "rules_21 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3069.16-3069.29" */
  wire [1:0] \rules_21.io_MemData_in ;
  /* hdlname = "rules_21 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3070.16-3070.30" */
  wire [1:0] \rules_21.io_MemData_out ;
  /* hdlname = "rules_21 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3055.16-3055.30" */
  wire \rules_21.io_ShrSet_in_0 ;
  /* hdlname = "rules_21 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3056.16-3056.30" */
  wire \rules_21.io_ShrSet_in_1 ;
  /* hdlname = "rules_21 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3057.16-3057.30" */
  wire \rules_21.io_ShrSet_in_2 ;
  /* hdlname = "rules_21 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3058.16-3058.30" */
  wire \rules_21.io_ShrSet_in_3 ;
  /* hdlname = "rules_21 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3059.16-3059.31" */
  wire \rules_21.io_ShrSet_out_0 ;
  /* hdlname = "rules_21 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3060.16-3060.31" */
  wire \rules_21.io_ShrSet_out_1 ;
  /* hdlname = "rules_21 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3061.16-3061.31" */
  wire \rules_21.io_ShrSet_out_2 ;
  /* hdlname = "rules_21 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3062.16-3062.31" */
  wire \rules_21.io_ShrSet_out_3 ;
  /* hdlname = "rules_21 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2982.16-2982.23" */
  wire \rules_21.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7986.14-7986.36" */
  wire [1:0] rules_21_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7987.14-7987.37" */
  wire [1:0] rules_21_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7899.14-7899.41" */
  wire [1:0] rules_21_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7898.14-7898.42" */
  wire [1:0] rules_21_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7901.14-7901.41" */
  wire [1:0] rules_21_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7900.14-7900.42" */
  wire [1:0] rules_21_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7903.14-7903.41" */
  wire [1:0] rules_21_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7902.14-7902.42" */
  wire [1:0] rules_21_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7905.14-7905.41" */
  wire [1:0] rules_21_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7904.14-7904.42" */
  wire [1:0] rules_21_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7907.14-7907.42" */
  wire [1:0] rules_21_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7906.14-7906.43" */
  wire [1:0] rules_21_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7909.14-7909.42" */
  wire [1:0] rules_21_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7908.14-7908.43" */
  wire [1:0] rules_21_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7911.14-7911.42" */
  wire [1:0] rules_21_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7910.14-7910.43" */
  wire [1:0] rules_21_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7913.14-7913.42" */
  wire [1:0] rules_21_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7912.14-7912.43" */
  wire [1:0] rules_21_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7914.14-7914.40" */
  wire [2:0] rules_21_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7915.14-7915.41" */
  wire [1:0] rules_21_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7916.14-7916.40" */
  wire [2:0] rules_21_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7917.14-7917.41" */
  wire [1:0] rules_21_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7918.14-7918.40" */
  wire [2:0] rules_21_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7919.14-7919.41" */
  wire [1:0] rules_21_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7920.14-7920.40" */
  wire [2:0] rules_21_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7921.14-7921.41" */
  wire [1:0] rules_21_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7922.14-7922.41" */
  wire [2:0] rules_21_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7923.14-7923.42" */
  wire [1:0] rules_21_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7924.14-7924.41" */
  wire [2:0] rules_21_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7925.14-7925.42" */
  wire [1:0] rules_21_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7926.14-7926.41" */
  wire [2:0] rules_21_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7927.14-7927.42" */
  wire [1:0] rules_21_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7928.14-7928.41" */
  wire [2:0] rules_21_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7929.14-7929.42" */
  wire [1:0] rules_21_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7930.14-7930.40" */
  wire [2:0] rules_21_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7931.14-7931.41" */
  wire [1:0] rules_21_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7932.14-7932.40" */
  wire [2:0] rules_21_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7933.14-7933.41" */
  wire [1:0] rules_21_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7934.14-7934.40" */
  wire [2:0] rules_21_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7935.14-7935.41" */
  wire [1:0] rules_21_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7936.14-7936.40" */
  wire [2:0] rules_21_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7937.14-7937.41" */
  wire [1:0] rules_21_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7938.14-7938.41" */
  wire [2:0] rules_21_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7939.14-7939.42" */
  wire [1:0] rules_21_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7940.14-7940.41" */
  wire [2:0] rules_21_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7941.14-7941.42" */
  wire [1:0] rules_21_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7942.14-7942.41" */
  wire [2:0] rules_21_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7943.14-7943.42" */
  wire [1:0] rules_21_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7944.14-7944.41" */
  wire [2:0] rules_21_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7945.14-7945.42" */
  wire [1:0] rules_21_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7946.14-7946.40" */
  wire [2:0] rules_21_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7947.14-7947.41" */
  wire [1:0] rules_21_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7948.14-7948.40" */
  wire [2:0] rules_21_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7949.14-7949.41" */
  wire [1:0] rules_21_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7950.14-7950.40" */
  wire [2:0] rules_21_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7951.14-7951.41" */
  wire [1:0] rules_21_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7952.14-7952.40" */
  wire [2:0] rules_21_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7953.14-7953.41" */
  wire [1:0] rules_21_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7954.14-7954.41" */
  wire [2:0] rules_21_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7955.14-7955.42" */
  wire [1:0] rules_21_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7956.14-7956.41" */
  wire [2:0] rules_21_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7957.14-7957.42" */
  wire [1:0] rules_21_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7958.14-7958.41" */
  wire [2:0] rules_21_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7959.14-7959.42" */
  wire [1:0] rules_21_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7960.14-7960.41" */
  wire [2:0] rules_21_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7961.14-7961.42" */
  wire [1:0] rules_21_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7980.14-7980.35" */
  wire [2:0] rules_21_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7981.14-7981.36" */
  wire [2:0] rules_21_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7982.14-7982.35" */
  wire [1:0] rules_21_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7983.14-7983.36" */
  wire [1:0] rules_21_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7978.9-7978.30" */
  wire rules_21_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7979.9-7979.31" */
  wire rules_21_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7962.9-7962.32" */
  wire rules_21_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7963.9-7963.32" */
  wire rules_21_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7964.9-7964.32" */
  wire rules_21_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7965.9-7965.32" */
  wire rules_21_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7966.9-7966.33" */
  wire rules_21_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7967.9-7967.33" */
  wire rules_21_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7968.9-7968.33" */
  wire rules_21_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7969.9-7969.33" */
  wire rules_21_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7984.14-7984.36" */
  wire [1:0] rules_21_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7985.14-7985.37" */
  wire [1:0] rules_21_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7970.9-7970.32" */
  wire rules_21_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7971.9-7971.32" */
  wire rules_21_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7972.9-7972.32" */
  wire rules_21_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7973.9-7973.32" */
  wire rules_21_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7974.9-7974.33" */
  wire rules_21_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7975.9-7975.33" */
  wire rules_21_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7976.9-7976.33" */
  wire rules_21_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7977.9-7977.33" */
  wire rules_21_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7897.9-7897.25" */
  wire rules_21_io_en_r;
  /* hdlname = "rules_22 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.14-3217.20" */
  wire [2:0] \rules_22._GEN_0 ;
  /* hdlname = "rules_22 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.9-3219.15" */
  wire \rules_22._GEN_1 ;
  /* hdlname = "rules_22 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3214.16-3214.29" */
  wire [1:0] \rules_22.io_AuxData_in ;
  /* hdlname = "rules_22 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3215.16-3215.30" */
  wire [1:0] \rules_22.io_AuxData_out ;
  /* hdlname = "rules_22 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3127.16-3127.34" */
  wire [1:0] \rules_22.io_Cache_in_0_Data ;
  /* hdlname = "rules_22 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3126.16-3126.35" */
  wire [1:0] \rules_22.io_Cache_in_0_State ;
  /* hdlname = "rules_22 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3129.16-3129.34" */
  wire [1:0] \rules_22.io_Cache_in_1_Data ;
  /* hdlname = "rules_22 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3128.16-3128.35" */
  wire [1:0] \rules_22.io_Cache_in_1_State ;
  /* hdlname = "rules_22 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3131.16-3131.34" */
  wire [1:0] \rules_22.io_Cache_in_2_Data ;
  /* hdlname = "rules_22 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3130.16-3130.35" */
  wire [1:0] \rules_22.io_Cache_in_2_State ;
  /* hdlname = "rules_22 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3133.16-3133.34" */
  wire [1:0] \rules_22.io_Cache_in_3_Data ;
  /* hdlname = "rules_22 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3132.16-3132.35" */
  wire [1:0] \rules_22.io_Cache_in_3_State ;
  /* hdlname = "rules_22 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3135.16-3135.35" */
  wire [1:0] \rules_22.io_Cache_out_0_Data ;
  /* hdlname = "rules_22 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3134.16-3134.36" */
  wire [1:0] \rules_22.io_Cache_out_0_State ;
  /* hdlname = "rules_22 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3137.16-3137.35" */
  wire [1:0] \rules_22.io_Cache_out_1_Data ;
  /* hdlname = "rules_22 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3136.16-3136.36" */
  wire [1:0] \rules_22.io_Cache_out_1_State ;
  /* hdlname = "rules_22 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3139.16-3139.35" */
  wire [1:0] \rules_22.io_Cache_out_2_Data ;
  /* hdlname = "rules_22 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3138.16-3138.36" */
  wire [1:0] \rules_22.io_Cache_out_2_State ;
  /* hdlname = "rules_22 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3141.16-3141.35" */
  wire [1:0] \rules_22.io_Cache_out_3_Data ;
  /* hdlname = "rules_22 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3140.16-3140.36" */
  wire [1:0] \rules_22.io_Cache_out_3_State ;
  /* hdlname = "rules_22 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3142.16-3142.33" */
  wire [2:0] \rules_22.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_22 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3143.16-3143.34" */
  wire [1:0] \rules_22.io_Chan1_in_0_Data ;
  /* hdlname = "rules_22 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3144.16-3144.33" */
  wire [2:0] \rules_22.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_22 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3145.16-3145.34" */
  wire [1:0] \rules_22.io_Chan1_in_1_Data ;
  /* hdlname = "rules_22 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3146.16-3146.33" */
  wire [2:0] \rules_22.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_22 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3147.16-3147.34" */
  wire [1:0] \rules_22.io_Chan1_in_2_Data ;
  /* hdlname = "rules_22 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3148.16-3148.33" */
  wire [2:0] \rules_22.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_22 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3149.16-3149.34" */
  wire [1:0] \rules_22.io_Chan1_in_3_Data ;
  /* hdlname = "rules_22 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3150.16-3150.34" */
  wire [2:0] \rules_22.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_22 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3151.16-3151.35" */
  wire [1:0] \rules_22.io_Chan1_out_0_Data ;
  /* hdlname = "rules_22 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3152.16-3152.34" */
  wire [2:0] \rules_22.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_22 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3153.16-3153.35" */
  wire [1:0] \rules_22.io_Chan1_out_1_Data ;
  /* hdlname = "rules_22 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3154.16-3154.34" */
  wire [2:0] \rules_22.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_22 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3155.16-3155.35" */
  wire [1:0] \rules_22.io_Chan1_out_2_Data ;
  /* hdlname = "rules_22 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3156.16-3156.34" */
  wire [2:0] \rules_22.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_22 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3157.16-3157.35" */
  wire [1:0] \rules_22.io_Chan1_out_3_Data ;
  /* hdlname = "rules_22 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3158.16-3158.33" */
  wire [2:0] \rules_22.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_22 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3159.16-3159.34" */
  wire [1:0] \rules_22.io_Chan2_in_0_Data ;
  /* hdlname = "rules_22 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3160.16-3160.33" */
  wire [2:0] \rules_22.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_22 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3161.16-3161.34" */
  wire [1:0] \rules_22.io_Chan2_in_1_Data ;
  /* hdlname = "rules_22 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3162.16-3162.33" */
  wire [2:0] \rules_22.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_22 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3163.16-3163.34" */
  wire [1:0] \rules_22.io_Chan2_in_2_Data ;
  /* hdlname = "rules_22 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3164.16-3164.33" */
  wire [2:0] \rules_22.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_22 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3165.16-3165.34" */
  wire [1:0] \rules_22.io_Chan2_in_3_Data ;
  /* hdlname = "rules_22 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3166.16-3166.34" */
  wire [2:0] \rules_22.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_22 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3167.16-3167.35" */
  wire [1:0] \rules_22.io_Chan2_out_0_Data ;
  /* hdlname = "rules_22 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3168.16-3168.34" */
  wire [2:0] \rules_22.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_22 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3169.16-3169.35" */
  wire [1:0] \rules_22.io_Chan2_out_1_Data ;
  /* hdlname = "rules_22 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3170.16-3170.34" */
  wire [2:0] \rules_22.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_22 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3171.16-3171.35" */
  wire [1:0] \rules_22.io_Chan2_out_2_Data ;
  /* hdlname = "rules_22 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3172.16-3172.34" */
  wire [2:0] \rules_22.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_22 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3173.16-3173.35" */
  wire [1:0] \rules_22.io_Chan2_out_3_Data ;
  /* hdlname = "rules_22 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3174.16-3174.33" */
  wire [2:0] \rules_22.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_22 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3175.16-3175.34" */
  wire [1:0] \rules_22.io_Chan3_in_0_Data ;
  /* hdlname = "rules_22 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3176.16-3176.33" */
  wire [2:0] \rules_22.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_22 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3177.16-3177.34" */
  wire [1:0] \rules_22.io_Chan3_in_1_Data ;
  /* hdlname = "rules_22 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3178.16-3178.33" */
  wire [2:0] \rules_22.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_22 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3179.16-3179.34" */
  wire [1:0] \rules_22.io_Chan3_in_2_Data ;
  /* hdlname = "rules_22 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3180.16-3180.33" */
  wire [2:0] \rules_22.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_22 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3181.16-3181.34" */
  wire [1:0] \rules_22.io_Chan3_in_3_Data ;
  /* hdlname = "rules_22 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3182.16-3182.34" */
  wire [2:0] \rules_22.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_22 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3183.16-3183.35" */
  wire [1:0] \rules_22.io_Chan3_out_0_Data ;
  /* hdlname = "rules_22 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3184.16-3184.34" */
  wire [2:0] \rules_22.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_22 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3185.16-3185.35" */
  wire [1:0] \rules_22.io_Chan3_out_1_Data ;
  /* hdlname = "rules_22 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3186.16-3186.34" */
  wire [2:0] \rules_22.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_22 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3187.16-3187.35" */
  wire [1:0] \rules_22.io_Chan3_out_2_Data ;
  /* hdlname = "rules_22 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3188.16-3188.34" */
  wire [2:0] \rules_22.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_22 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3189.16-3189.35" */
  wire [1:0] \rules_22.io_Chan3_out_3_Data ;
  /* hdlname = "rules_22 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3208.16-3208.28" */
  wire [2:0] \rules_22.io_CurCmd_in ;
  /* hdlname = "rules_22 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3209.16-3209.29" */
  wire [2:0] \rules_22.io_CurCmd_out ;
  /* hdlname = "rules_22 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3210.16-3210.28" */
  wire [1:0] \rules_22.io_CurPtr_in ;
  /* hdlname = "rules_22 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3211.16-3211.29" */
  wire [1:0] \rules_22.io_CurPtr_out ;
  /* hdlname = "rules_22 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3206.16-3206.28" */
  wire \rules_22.io_ExGntd_in ;
  /* hdlname = "rules_22 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3207.16-3207.29" */
  wire \rules_22.io_ExGntd_out ;
  /* hdlname = "rules_22 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3190.16-3190.30" */
  wire \rules_22.io_InvSet_in_0 ;
  /* hdlname = "rules_22 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3191.16-3191.30" */
  wire \rules_22.io_InvSet_in_1 ;
  /* hdlname = "rules_22 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3192.16-3192.30" */
  wire \rules_22.io_InvSet_in_2 ;
  /* hdlname = "rules_22 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3193.16-3193.30" */
  wire \rules_22.io_InvSet_in_3 ;
  /* hdlname = "rules_22 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3194.16-3194.31" */
  wire \rules_22.io_InvSet_out_0 ;
  /* hdlname = "rules_22 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3195.16-3195.31" */
  wire \rules_22.io_InvSet_out_1 ;
  /* hdlname = "rules_22 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3196.16-3196.31" */
  wire \rules_22.io_InvSet_out_2 ;
  /* hdlname = "rules_22 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3197.16-3197.31" */
  wire \rules_22.io_InvSet_out_3 ;
  /* hdlname = "rules_22 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3212.16-3212.29" */
  wire [1:0] \rules_22.io_MemData_in ;
  /* hdlname = "rules_22 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3213.16-3213.30" */
  wire [1:0] \rules_22.io_MemData_out ;
  /* hdlname = "rules_22 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3198.16-3198.30" */
  wire \rules_22.io_ShrSet_in_0 ;
  /* hdlname = "rules_22 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3199.16-3199.30" */
  wire \rules_22.io_ShrSet_in_1 ;
  /* hdlname = "rules_22 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3200.16-3200.30" */
  wire \rules_22.io_ShrSet_in_2 ;
  /* hdlname = "rules_22 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3201.16-3201.30" */
  wire \rules_22.io_ShrSet_in_3 ;
  /* hdlname = "rules_22 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3202.16-3202.31" */
  wire \rules_22.io_ShrSet_out_0 ;
  /* hdlname = "rules_22 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3203.16-3203.31" */
  wire \rules_22.io_ShrSet_out_1 ;
  /* hdlname = "rules_22 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3204.16-3204.31" */
  wire \rules_22.io_ShrSet_out_2 ;
  /* hdlname = "rules_22 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3205.16-3205.31" */
  wire \rules_22.io_ShrSet_out_3 ;
  /* hdlname = "rules_22 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3125.16-3125.23" */
  wire \rules_22.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8077.14-8077.36" */
  wire [1:0] rules_22_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8078.14-8078.37" */
  wire [1:0] rules_22_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7990.14-7990.41" */
  wire [1:0] rules_22_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7989.14-7989.42" */
  wire [1:0] rules_22_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7992.14-7992.41" */
  wire [1:0] rules_22_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7991.14-7991.42" */
  wire [1:0] rules_22_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7994.14-7994.41" */
  wire [1:0] rules_22_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7993.14-7993.42" */
  wire [1:0] rules_22_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7996.14-7996.41" */
  wire [1:0] rules_22_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7995.14-7995.42" */
  wire [1:0] rules_22_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7998.14-7998.42" */
  wire [1:0] rules_22_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7997.14-7997.43" */
  wire [1:0] rules_22_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8000.14-8000.42" */
  wire [1:0] rules_22_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7999.14-7999.43" */
  wire [1:0] rules_22_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8002.14-8002.42" */
  wire [1:0] rules_22_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8001.14-8001.43" */
  wire [1:0] rules_22_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8004.14-8004.42" */
  wire [1:0] rules_22_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8003.14-8003.43" */
  wire [1:0] rules_22_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8005.14-8005.40" */
  wire [2:0] rules_22_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8006.14-8006.41" */
  wire [1:0] rules_22_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8007.14-8007.40" */
  wire [2:0] rules_22_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8008.14-8008.41" */
  wire [1:0] rules_22_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8009.14-8009.40" */
  wire [2:0] rules_22_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8010.14-8010.41" */
  wire [1:0] rules_22_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8011.14-8011.40" */
  wire [2:0] rules_22_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8012.14-8012.41" */
  wire [1:0] rules_22_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8013.14-8013.41" */
  wire [2:0] rules_22_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8014.14-8014.42" */
  wire [1:0] rules_22_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8015.14-8015.41" */
  wire [2:0] rules_22_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8016.14-8016.42" */
  wire [1:0] rules_22_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8017.14-8017.41" */
  wire [2:0] rules_22_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8018.14-8018.42" */
  wire [1:0] rules_22_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8019.14-8019.41" */
  wire [2:0] rules_22_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8020.14-8020.42" */
  wire [1:0] rules_22_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8021.14-8021.40" */
  wire [2:0] rules_22_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8022.14-8022.41" */
  wire [1:0] rules_22_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8023.14-8023.40" */
  wire [2:0] rules_22_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8024.14-8024.41" */
  wire [1:0] rules_22_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8025.14-8025.40" */
  wire [2:0] rules_22_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8026.14-8026.41" */
  wire [1:0] rules_22_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8027.14-8027.40" */
  wire [2:0] rules_22_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8028.14-8028.41" */
  wire [1:0] rules_22_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8029.14-8029.41" */
  wire [2:0] rules_22_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8030.14-8030.42" */
  wire [1:0] rules_22_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8031.14-8031.41" */
  wire [2:0] rules_22_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8032.14-8032.42" */
  wire [1:0] rules_22_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8033.14-8033.41" */
  wire [2:0] rules_22_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8034.14-8034.42" */
  wire [1:0] rules_22_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8035.14-8035.41" */
  wire [2:0] rules_22_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8036.14-8036.42" */
  wire [1:0] rules_22_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8037.14-8037.40" */
  wire [2:0] rules_22_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8038.14-8038.41" */
  wire [1:0] rules_22_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8039.14-8039.40" */
  wire [2:0] rules_22_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8040.14-8040.41" */
  wire [1:0] rules_22_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8041.14-8041.40" */
  wire [2:0] rules_22_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8042.14-8042.41" */
  wire [1:0] rules_22_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8043.14-8043.40" */
  wire [2:0] rules_22_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8044.14-8044.41" */
  wire [1:0] rules_22_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8045.14-8045.41" */
  wire [2:0] rules_22_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8046.14-8046.42" */
  wire [1:0] rules_22_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8047.14-8047.41" */
  wire [2:0] rules_22_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8048.14-8048.42" */
  wire [1:0] rules_22_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8049.14-8049.41" */
  wire [2:0] rules_22_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8050.14-8050.42" */
  wire [1:0] rules_22_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8051.14-8051.41" */
  wire [2:0] rules_22_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8052.14-8052.42" */
  wire [1:0] rules_22_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8071.14-8071.35" */
  wire [2:0] rules_22_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8072.14-8072.36" */
  wire [2:0] rules_22_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8073.14-8073.35" */
  wire [1:0] rules_22_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8074.14-8074.36" */
  wire [1:0] rules_22_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8069.9-8069.30" */
  wire rules_22_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8070.9-8070.31" */
  wire rules_22_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8053.9-8053.32" */
  wire rules_22_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8054.9-8054.32" */
  wire rules_22_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8055.9-8055.32" */
  wire rules_22_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8056.9-8056.32" */
  wire rules_22_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8057.9-8057.33" */
  wire rules_22_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8058.9-8058.33" */
  wire rules_22_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8059.9-8059.33" */
  wire rules_22_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8060.9-8060.33" */
  wire rules_22_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8075.14-8075.36" */
  wire [1:0] rules_22_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8076.14-8076.37" */
  wire [1:0] rules_22_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8061.9-8061.32" */
  wire rules_22_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8062.9-8062.32" */
  wire rules_22_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8063.9-8063.32" */
  wire rules_22_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8064.9-8064.32" */
  wire rules_22_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8065.9-8065.33" */
  wire rules_22_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8066.9-8066.33" */
  wire rules_22_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8067.9-8067.33" */
  wire rules_22_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8068.9-8068.33" */
  wire rules_22_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:7988.9-7988.25" */
  wire rules_22_io_en_r;
  /* hdlname = "rules_23 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.14-3360.20" */
  wire [2:0] \rules_23._GEN_0 ;
  /* hdlname = "rules_23 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.14-3362.20" */
  wire [1:0] \rules_23._GEN_1 ;
  /* hdlname = "rules_23 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.9-3364.15" */
  wire \rules_23._GEN_2 ;
  /* hdlname = "rules_23 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.14-3366.20" */
  wire [2:0] \rules_23._GEN_3 ;
  /* hdlname = "rules_23 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3357.16-3357.29" */
  wire [1:0] \rules_23.io_AuxData_in ;
  /* hdlname = "rules_23 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3358.16-3358.30" */
  wire [1:0] \rules_23.io_AuxData_out ;
  /* hdlname = "rules_23 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3270.16-3270.34" */
  wire [1:0] \rules_23.io_Cache_in_0_Data ;
  /* hdlname = "rules_23 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3269.16-3269.35" */
  wire [1:0] \rules_23.io_Cache_in_0_State ;
  /* hdlname = "rules_23 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3272.16-3272.34" */
  wire [1:0] \rules_23.io_Cache_in_1_Data ;
  /* hdlname = "rules_23 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3271.16-3271.35" */
  wire [1:0] \rules_23.io_Cache_in_1_State ;
  /* hdlname = "rules_23 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3274.16-3274.34" */
  wire [1:0] \rules_23.io_Cache_in_2_Data ;
  /* hdlname = "rules_23 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3273.16-3273.35" */
  wire [1:0] \rules_23.io_Cache_in_2_State ;
  /* hdlname = "rules_23 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3276.16-3276.34" */
  wire [1:0] \rules_23.io_Cache_in_3_Data ;
  /* hdlname = "rules_23 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3275.16-3275.35" */
  wire [1:0] \rules_23.io_Cache_in_3_State ;
  /* hdlname = "rules_23 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3278.16-3278.35" */
  wire [1:0] \rules_23.io_Cache_out_0_Data ;
  /* hdlname = "rules_23 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3277.16-3277.36" */
  wire [1:0] \rules_23.io_Cache_out_0_State ;
  /* hdlname = "rules_23 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3280.16-3280.35" */
  wire [1:0] \rules_23.io_Cache_out_1_Data ;
  /* hdlname = "rules_23 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3279.16-3279.36" */
  wire [1:0] \rules_23.io_Cache_out_1_State ;
  /* hdlname = "rules_23 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3282.16-3282.35" */
  wire [1:0] \rules_23.io_Cache_out_2_Data ;
  /* hdlname = "rules_23 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3281.16-3281.36" */
  wire [1:0] \rules_23.io_Cache_out_2_State ;
  /* hdlname = "rules_23 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3284.16-3284.35" */
  wire [1:0] \rules_23.io_Cache_out_3_Data ;
  /* hdlname = "rules_23 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3283.16-3283.36" */
  wire [1:0] \rules_23.io_Cache_out_3_State ;
  /* hdlname = "rules_23 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3285.16-3285.33" */
  wire [2:0] \rules_23.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_23 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3286.16-3286.34" */
  wire [1:0] \rules_23.io_Chan1_in_0_Data ;
  /* hdlname = "rules_23 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3287.16-3287.33" */
  wire [2:0] \rules_23.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_23 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3288.16-3288.34" */
  wire [1:0] \rules_23.io_Chan1_in_1_Data ;
  /* hdlname = "rules_23 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3289.16-3289.33" */
  wire [2:0] \rules_23.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_23 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3290.16-3290.34" */
  wire [1:0] \rules_23.io_Chan1_in_2_Data ;
  /* hdlname = "rules_23 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3291.16-3291.33" */
  wire [2:0] \rules_23.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_23 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3292.16-3292.34" */
  wire [1:0] \rules_23.io_Chan1_in_3_Data ;
  /* hdlname = "rules_23 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3293.16-3293.34" */
  wire [2:0] \rules_23.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_23 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3294.16-3294.35" */
  wire [1:0] \rules_23.io_Chan1_out_0_Data ;
  /* hdlname = "rules_23 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3295.16-3295.34" */
  wire [2:0] \rules_23.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_23 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3296.16-3296.35" */
  wire [1:0] \rules_23.io_Chan1_out_1_Data ;
  /* hdlname = "rules_23 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3297.16-3297.34" */
  wire [2:0] \rules_23.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_23 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3298.16-3298.35" */
  wire [1:0] \rules_23.io_Chan1_out_2_Data ;
  /* hdlname = "rules_23 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3299.16-3299.34" */
  wire [2:0] \rules_23.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_23 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3300.16-3300.35" */
  wire [1:0] \rules_23.io_Chan1_out_3_Data ;
  /* hdlname = "rules_23 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3301.16-3301.33" */
  wire [2:0] \rules_23.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_23 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3302.16-3302.34" */
  wire [1:0] \rules_23.io_Chan2_in_0_Data ;
  /* hdlname = "rules_23 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3303.16-3303.33" */
  wire [2:0] \rules_23.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_23 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3304.16-3304.34" */
  wire [1:0] \rules_23.io_Chan2_in_1_Data ;
  /* hdlname = "rules_23 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3305.16-3305.33" */
  wire [2:0] \rules_23.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_23 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3306.16-3306.34" */
  wire [1:0] \rules_23.io_Chan2_in_2_Data ;
  /* hdlname = "rules_23 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3307.16-3307.33" */
  wire [2:0] \rules_23.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_23 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3308.16-3308.34" */
  wire [1:0] \rules_23.io_Chan2_in_3_Data ;
  /* hdlname = "rules_23 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3309.16-3309.34" */
  wire [2:0] \rules_23.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_23 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3310.16-3310.35" */
  wire [1:0] \rules_23.io_Chan2_out_0_Data ;
  /* hdlname = "rules_23 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3311.16-3311.34" */
  wire [2:0] \rules_23.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_23 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3312.16-3312.35" */
  wire [1:0] \rules_23.io_Chan2_out_1_Data ;
  /* hdlname = "rules_23 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3313.16-3313.34" */
  wire [2:0] \rules_23.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_23 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3314.16-3314.35" */
  wire [1:0] \rules_23.io_Chan2_out_2_Data ;
  /* hdlname = "rules_23 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3315.16-3315.34" */
  wire [2:0] \rules_23.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_23 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3316.16-3316.35" */
  wire [1:0] \rules_23.io_Chan2_out_3_Data ;
  /* hdlname = "rules_23 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3317.16-3317.33" */
  wire [2:0] \rules_23.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_23 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3318.16-3318.34" */
  wire [1:0] \rules_23.io_Chan3_in_0_Data ;
  /* hdlname = "rules_23 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3319.16-3319.33" */
  wire [2:0] \rules_23.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_23 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3320.16-3320.34" */
  wire [1:0] \rules_23.io_Chan3_in_1_Data ;
  /* hdlname = "rules_23 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3321.16-3321.33" */
  wire [2:0] \rules_23.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_23 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3322.16-3322.34" */
  wire [1:0] \rules_23.io_Chan3_in_2_Data ;
  /* hdlname = "rules_23 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3323.16-3323.33" */
  wire [2:0] \rules_23.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_23 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3324.16-3324.34" */
  wire [1:0] \rules_23.io_Chan3_in_3_Data ;
  /* hdlname = "rules_23 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3325.16-3325.34" */
  wire [2:0] \rules_23.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_23 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3326.16-3326.35" */
  wire [1:0] \rules_23.io_Chan3_out_0_Data ;
  /* hdlname = "rules_23 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3327.16-3327.34" */
  wire [2:0] \rules_23.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_23 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3328.16-3328.35" */
  wire [1:0] \rules_23.io_Chan3_out_1_Data ;
  /* hdlname = "rules_23 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3329.16-3329.34" */
  wire [2:0] \rules_23.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_23 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3330.16-3330.35" */
  wire [1:0] \rules_23.io_Chan3_out_2_Data ;
  /* hdlname = "rules_23 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3331.16-3331.34" */
  wire [2:0] \rules_23.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_23 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3332.16-3332.35" */
  wire [1:0] \rules_23.io_Chan3_out_3_Data ;
  /* hdlname = "rules_23 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3351.16-3351.28" */
  wire [2:0] \rules_23.io_CurCmd_in ;
  /* hdlname = "rules_23 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3352.16-3352.29" */
  wire [2:0] \rules_23.io_CurCmd_out ;
  /* hdlname = "rules_23 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3353.16-3353.28" */
  wire [1:0] \rules_23.io_CurPtr_in ;
  /* hdlname = "rules_23 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3354.16-3354.29" */
  wire [1:0] \rules_23.io_CurPtr_out ;
  /* hdlname = "rules_23 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3349.16-3349.28" */
  wire \rules_23.io_ExGntd_in ;
  /* hdlname = "rules_23 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3350.16-3350.29" */
  wire \rules_23.io_ExGntd_out ;
  /* hdlname = "rules_23 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3333.16-3333.30" */
  wire \rules_23.io_InvSet_in_0 ;
  /* hdlname = "rules_23 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3334.16-3334.30" */
  wire \rules_23.io_InvSet_in_1 ;
  /* hdlname = "rules_23 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3335.16-3335.30" */
  wire \rules_23.io_InvSet_in_2 ;
  /* hdlname = "rules_23 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3336.16-3336.30" */
  wire \rules_23.io_InvSet_in_3 ;
  /* hdlname = "rules_23 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3337.16-3337.31" */
  wire \rules_23.io_InvSet_out_0 ;
  /* hdlname = "rules_23 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3338.16-3338.31" */
  wire \rules_23.io_InvSet_out_1 ;
  /* hdlname = "rules_23 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3339.16-3339.31" */
  wire \rules_23.io_InvSet_out_2 ;
  /* hdlname = "rules_23 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3340.16-3340.31" */
  wire \rules_23.io_InvSet_out_3 ;
  /* hdlname = "rules_23 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3355.16-3355.29" */
  wire [1:0] \rules_23.io_MemData_in ;
  /* hdlname = "rules_23 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3356.16-3356.30" */
  wire [1:0] \rules_23.io_MemData_out ;
  /* hdlname = "rules_23 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3341.16-3341.30" */
  wire \rules_23.io_ShrSet_in_0 ;
  /* hdlname = "rules_23 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3342.16-3342.30" */
  wire \rules_23.io_ShrSet_in_1 ;
  /* hdlname = "rules_23 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3343.16-3343.30" */
  wire \rules_23.io_ShrSet_in_2 ;
  /* hdlname = "rules_23 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3344.16-3344.30" */
  wire \rules_23.io_ShrSet_in_3 ;
  /* hdlname = "rules_23 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3345.16-3345.31" */
  wire \rules_23.io_ShrSet_out_0 ;
  /* hdlname = "rules_23 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3346.16-3346.31" */
  wire \rules_23.io_ShrSet_out_1 ;
  /* hdlname = "rules_23 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3347.16-3347.31" */
  wire \rules_23.io_ShrSet_out_2 ;
  /* hdlname = "rules_23 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3348.16-3348.31" */
  wire \rules_23.io_ShrSet_out_3 ;
  /* hdlname = "rules_23 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3268.16-3268.23" */
  wire \rules_23.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8168.14-8168.36" */
  wire [1:0] rules_23_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8169.14-8169.37" */
  wire [1:0] rules_23_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8081.14-8081.41" */
  wire [1:0] rules_23_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8080.14-8080.42" */
  wire [1:0] rules_23_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8083.14-8083.41" */
  wire [1:0] rules_23_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8082.14-8082.42" */
  wire [1:0] rules_23_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8085.14-8085.41" */
  wire [1:0] rules_23_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8084.14-8084.42" */
  wire [1:0] rules_23_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8087.14-8087.41" */
  wire [1:0] rules_23_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8086.14-8086.42" */
  wire [1:0] rules_23_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8089.14-8089.42" */
  wire [1:0] rules_23_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8088.14-8088.43" */
  wire [1:0] rules_23_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8091.14-8091.42" */
  wire [1:0] rules_23_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8090.14-8090.43" */
  wire [1:0] rules_23_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8093.14-8093.42" */
  wire [1:0] rules_23_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8092.14-8092.43" */
  wire [1:0] rules_23_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8095.14-8095.42" */
  wire [1:0] rules_23_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8094.14-8094.43" */
  wire [1:0] rules_23_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8096.14-8096.40" */
  wire [2:0] rules_23_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8097.14-8097.41" */
  wire [1:0] rules_23_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8098.14-8098.40" */
  wire [2:0] rules_23_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8099.14-8099.41" */
  wire [1:0] rules_23_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8100.14-8100.40" */
  wire [2:0] rules_23_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8101.14-8101.41" */
  wire [1:0] rules_23_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8102.14-8102.40" */
  wire [2:0] rules_23_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8103.14-8103.41" */
  wire [1:0] rules_23_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8104.14-8104.41" */
  wire [2:0] rules_23_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8105.14-8105.42" */
  wire [1:0] rules_23_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8106.14-8106.41" */
  wire [2:0] rules_23_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8107.14-8107.42" */
  wire [1:0] rules_23_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8108.14-8108.41" */
  wire [2:0] rules_23_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8109.14-8109.42" */
  wire [1:0] rules_23_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8110.14-8110.41" */
  wire [2:0] rules_23_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8111.14-8111.42" */
  wire [1:0] rules_23_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8112.14-8112.40" */
  wire [2:0] rules_23_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8113.14-8113.41" */
  wire [1:0] rules_23_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8114.14-8114.40" */
  wire [2:0] rules_23_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8115.14-8115.41" */
  wire [1:0] rules_23_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8116.14-8116.40" */
  wire [2:0] rules_23_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8117.14-8117.41" */
  wire [1:0] rules_23_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8118.14-8118.40" */
  wire [2:0] rules_23_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8119.14-8119.41" */
  wire [1:0] rules_23_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8120.14-8120.41" */
  wire [2:0] rules_23_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8121.14-8121.42" */
  wire [1:0] rules_23_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8122.14-8122.41" */
  wire [2:0] rules_23_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8123.14-8123.42" */
  wire [1:0] rules_23_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8124.14-8124.41" */
  wire [2:0] rules_23_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8125.14-8125.42" */
  wire [1:0] rules_23_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8126.14-8126.41" */
  wire [2:0] rules_23_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8127.14-8127.42" */
  wire [1:0] rules_23_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8128.14-8128.40" */
  wire [2:0] rules_23_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8129.14-8129.41" */
  wire [1:0] rules_23_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8130.14-8130.40" */
  wire [2:0] rules_23_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8131.14-8131.41" */
  wire [1:0] rules_23_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8132.14-8132.40" */
  wire [2:0] rules_23_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8133.14-8133.41" */
  wire [1:0] rules_23_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8134.14-8134.40" */
  wire [2:0] rules_23_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8135.14-8135.41" */
  wire [1:0] rules_23_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8136.14-8136.41" */
  wire [2:0] rules_23_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8137.14-8137.42" */
  wire [1:0] rules_23_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8138.14-8138.41" */
  wire [2:0] rules_23_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8139.14-8139.42" */
  wire [1:0] rules_23_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8140.14-8140.41" */
  wire [2:0] rules_23_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8141.14-8141.42" */
  wire [1:0] rules_23_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8142.14-8142.41" */
  wire [2:0] rules_23_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8143.14-8143.42" */
  wire [1:0] rules_23_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8162.14-8162.35" */
  wire [2:0] rules_23_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8163.14-8163.36" */
  wire [2:0] rules_23_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8164.14-8164.35" */
  wire [1:0] rules_23_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8165.14-8165.36" */
  wire [1:0] rules_23_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8160.9-8160.30" */
  wire rules_23_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8161.9-8161.31" */
  wire rules_23_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8144.9-8144.32" */
  wire rules_23_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8145.9-8145.32" */
  wire rules_23_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8146.9-8146.32" */
  wire rules_23_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8147.9-8147.32" */
  wire rules_23_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8148.9-8148.33" */
  wire rules_23_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8149.9-8149.33" */
  wire rules_23_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8150.9-8150.33" */
  wire rules_23_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8151.9-8151.33" */
  wire rules_23_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8166.14-8166.36" */
  wire [1:0] rules_23_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8167.14-8167.37" */
  wire [1:0] rules_23_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8152.9-8152.32" */
  wire rules_23_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8153.9-8153.32" */
  wire rules_23_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8154.9-8154.32" */
  wire rules_23_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8155.9-8155.32" */
  wire rules_23_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8156.9-8156.33" */
  wire rules_23_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8157.9-8157.33" */
  wire rules_23_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8158.9-8158.33" */
  wire rules_23_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8159.9-8159.33" */
  wire rules_23_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8079.9-8079.25" */
  wire rules_23_io_en_r;
  /* hdlname = "rules_24 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.14-3507.20" */
  wire [2:0] \rules_24._GEN_0 ;
  /* hdlname = "rules_24 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.14-3509.20" */
  wire [1:0] \rules_24._GEN_1 ;
  /* hdlname = "rules_24 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.9-3511.15" */
  wire \rules_24._GEN_2 ;
  /* hdlname = "rules_24 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.14-3513.20" */
  wire [2:0] \rules_24._GEN_3 ;
  /* hdlname = "rules_24 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3504.16-3504.29" */
  wire [1:0] \rules_24.io_AuxData_in ;
  /* hdlname = "rules_24 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3505.16-3505.30" */
  wire [1:0] \rules_24.io_AuxData_out ;
  /* hdlname = "rules_24 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3417.16-3417.34" */
  wire [1:0] \rules_24.io_Cache_in_0_Data ;
  /* hdlname = "rules_24 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3416.16-3416.35" */
  wire [1:0] \rules_24.io_Cache_in_0_State ;
  /* hdlname = "rules_24 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3419.16-3419.34" */
  wire [1:0] \rules_24.io_Cache_in_1_Data ;
  /* hdlname = "rules_24 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3418.16-3418.35" */
  wire [1:0] \rules_24.io_Cache_in_1_State ;
  /* hdlname = "rules_24 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3421.16-3421.34" */
  wire [1:0] \rules_24.io_Cache_in_2_Data ;
  /* hdlname = "rules_24 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3420.16-3420.35" */
  wire [1:0] \rules_24.io_Cache_in_2_State ;
  /* hdlname = "rules_24 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3423.16-3423.34" */
  wire [1:0] \rules_24.io_Cache_in_3_Data ;
  /* hdlname = "rules_24 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3422.16-3422.35" */
  wire [1:0] \rules_24.io_Cache_in_3_State ;
  /* hdlname = "rules_24 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3425.16-3425.35" */
  wire [1:0] \rules_24.io_Cache_out_0_Data ;
  /* hdlname = "rules_24 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3424.16-3424.36" */
  wire [1:0] \rules_24.io_Cache_out_0_State ;
  /* hdlname = "rules_24 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3427.16-3427.35" */
  wire [1:0] \rules_24.io_Cache_out_1_Data ;
  /* hdlname = "rules_24 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3426.16-3426.36" */
  wire [1:0] \rules_24.io_Cache_out_1_State ;
  /* hdlname = "rules_24 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3429.16-3429.35" */
  wire [1:0] \rules_24.io_Cache_out_2_Data ;
  /* hdlname = "rules_24 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3428.16-3428.36" */
  wire [1:0] \rules_24.io_Cache_out_2_State ;
  /* hdlname = "rules_24 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3431.16-3431.35" */
  wire [1:0] \rules_24.io_Cache_out_3_Data ;
  /* hdlname = "rules_24 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3430.16-3430.36" */
  wire [1:0] \rules_24.io_Cache_out_3_State ;
  /* hdlname = "rules_24 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3432.16-3432.33" */
  wire [2:0] \rules_24.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_24 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3433.16-3433.34" */
  wire [1:0] \rules_24.io_Chan1_in_0_Data ;
  /* hdlname = "rules_24 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3434.16-3434.33" */
  wire [2:0] \rules_24.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_24 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3435.16-3435.34" */
  wire [1:0] \rules_24.io_Chan1_in_1_Data ;
  /* hdlname = "rules_24 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3436.16-3436.33" */
  wire [2:0] \rules_24.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_24 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3437.16-3437.34" */
  wire [1:0] \rules_24.io_Chan1_in_2_Data ;
  /* hdlname = "rules_24 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3438.16-3438.33" */
  wire [2:0] \rules_24.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_24 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3439.16-3439.34" */
  wire [1:0] \rules_24.io_Chan1_in_3_Data ;
  /* hdlname = "rules_24 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3440.16-3440.34" */
  wire [2:0] \rules_24.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_24 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3441.16-3441.35" */
  wire [1:0] \rules_24.io_Chan1_out_0_Data ;
  /* hdlname = "rules_24 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3442.16-3442.34" */
  wire [2:0] \rules_24.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_24 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3443.16-3443.35" */
  wire [1:0] \rules_24.io_Chan1_out_1_Data ;
  /* hdlname = "rules_24 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3444.16-3444.34" */
  wire [2:0] \rules_24.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_24 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3445.16-3445.35" */
  wire [1:0] \rules_24.io_Chan1_out_2_Data ;
  /* hdlname = "rules_24 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3446.16-3446.34" */
  wire [2:0] \rules_24.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_24 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3447.16-3447.35" */
  wire [1:0] \rules_24.io_Chan1_out_3_Data ;
  /* hdlname = "rules_24 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3448.16-3448.33" */
  wire [2:0] \rules_24.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_24 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3449.16-3449.34" */
  wire [1:0] \rules_24.io_Chan2_in_0_Data ;
  /* hdlname = "rules_24 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3450.16-3450.33" */
  wire [2:0] \rules_24.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_24 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3451.16-3451.34" */
  wire [1:0] \rules_24.io_Chan2_in_1_Data ;
  /* hdlname = "rules_24 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3452.16-3452.33" */
  wire [2:0] \rules_24.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_24 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3453.16-3453.34" */
  wire [1:0] \rules_24.io_Chan2_in_2_Data ;
  /* hdlname = "rules_24 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3454.16-3454.33" */
  wire [2:0] \rules_24.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_24 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3455.16-3455.34" */
  wire [1:0] \rules_24.io_Chan2_in_3_Data ;
  /* hdlname = "rules_24 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3456.16-3456.34" */
  wire [2:0] \rules_24.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_24 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3457.16-3457.35" */
  wire [1:0] \rules_24.io_Chan2_out_0_Data ;
  /* hdlname = "rules_24 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3458.16-3458.34" */
  wire [2:0] \rules_24.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_24 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3459.16-3459.35" */
  wire [1:0] \rules_24.io_Chan2_out_1_Data ;
  /* hdlname = "rules_24 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3460.16-3460.34" */
  wire [2:0] \rules_24.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_24 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3461.16-3461.35" */
  wire [1:0] \rules_24.io_Chan2_out_2_Data ;
  /* hdlname = "rules_24 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3462.16-3462.34" */
  wire [2:0] \rules_24.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_24 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3463.16-3463.35" */
  wire [1:0] \rules_24.io_Chan2_out_3_Data ;
  /* hdlname = "rules_24 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3464.16-3464.33" */
  wire [2:0] \rules_24.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_24 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3465.16-3465.34" */
  wire [1:0] \rules_24.io_Chan3_in_0_Data ;
  /* hdlname = "rules_24 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3466.16-3466.33" */
  wire [2:0] \rules_24.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_24 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3467.16-3467.34" */
  wire [1:0] \rules_24.io_Chan3_in_1_Data ;
  /* hdlname = "rules_24 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3468.16-3468.33" */
  wire [2:0] \rules_24.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_24 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3469.16-3469.34" */
  wire [1:0] \rules_24.io_Chan3_in_2_Data ;
  /* hdlname = "rules_24 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3470.16-3470.33" */
  wire [2:0] \rules_24.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_24 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3471.16-3471.34" */
  wire [1:0] \rules_24.io_Chan3_in_3_Data ;
  /* hdlname = "rules_24 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3472.16-3472.34" */
  wire [2:0] \rules_24.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_24 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3473.16-3473.35" */
  wire [1:0] \rules_24.io_Chan3_out_0_Data ;
  /* hdlname = "rules_24 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3474.16-3474.34" */
  wire [2:0] \rules_24.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_24 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3475.16-3475.35" */
  wire [1:0] \rules_24.io_Chan3_out_1_Data ;
  /* hdlname = "rules_24 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3476.16-3476.34" */
  wire [2:0] \rules_24.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_24 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3477.16-3477.35" */
  wire [1:0] \rules_24.io_Chan3_out_2_Data ;
  /* hdlname = "rules_24 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3478.16-3478.34" */
  wire [2:0] \rules_24.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_24 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3479.16-3479.35" */
  wire [1:0] \rules_24.io_Chan3_out_3_Data ;
  /* hdlname = "rules_24 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3498.16-3498.28" */
  wire [2:0] \rules_24.io_CurCmd_in ;
  /* hdlname = "rules_24 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3499.16-3499.29" */
  wire [2:0] \rules_24.io_CurCmd_out ;
  /* hdlname = "rules_24 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3500.16-3500.28" */
  wire [1:0] \rules_24.io_CurPtr_in ;
  /* hdlname = "rules_24 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3501.16-3501.29" */
  wire [1:0] \rules_24.io_CurPtr_out ;
  /* hdlname = "rules_24 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3496.16-3496.28" */
  wire \rules_24.io_ExGntd_in ;
  /* hdlname = "rules_24 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3497.16-3497.29" */
  wire \rules_24.io_ExGntd_out ;
  /* hdlname = "rules_24 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3480.16-3480.30" */
  wire \rules_24.io_InvSet_in_0 ;
  /* hdlname = "rules_24 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3481.16-3481.30" */
  wire \rules_24.io_InvSet_in_1 ;
  /* hdlname = "rules_24 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3482.16-3482.30" */
  wire \rules_24.io_InvSet_in_2 ;
  /* hdlname = "rules_24 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3483.16-3483.30" */
  wire \rules_24.io_InvSet_in_3 ;
  /* hdlname = "rules_24 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3484.16-3484.31" */
  wire \rules_24.io_InvSet_out_0 ;
  /* hdlname = "rules_24 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3485.16-3485.31" */
  wire \rules_24.io_InvSet_out_1 ;
  /* hdlname = "rules_24 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3486.16-3486.31" */
  wire \rules_24.io_InvSet_out_2 ;
  /* hdlname = "rules_24 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3487.16-3487.31" */
  wire \rules_24.io_InvSet_out_3 ;
  /* hdlname = "rules_24 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3502.16-3502.29" */
  wire [1:0] \rules_24.io_MemData_in ;
  /* hdlname = "rules_24 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3503.16-3503.30" */
  wire [1:0] \rules_24.io_MemData_out ;
  /* hdlname = "rules_24 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3488.16-3488.30" */
  wire \rules_24.io_ShrSet_in_0 ;
  /* hdlname = "rules_24 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3489.16-3489.30" */
  wire \rules_24.io_ShrSet_in_1 ;
  /* hdlname = "rules_24 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3490.16-3490.30" */
  wire \rules_24.io_ShrSet_in_2 ;
  /* hdlname = "rules_24 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3491.16-3491.30" */
  wire \rules_24.io_ShrSet_in_3 ;
  /* hdlname = "rules_24 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3492.16-3492.31" */
  wire \rules_24.io_ShrSet_out_0 ;
  /* hdlname = "rules_24 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3493.16-3493.31" */
  wire \rules_24.io_ShrSet_out_1 ;
  /* hdlname = "rules_24 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3494.16-3494.31" */
  wire \rules_24.io_ShrSet_out_2 ;
  /* hdlname = "rules_24 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3495.16-3495.31" */
  wire \rules_24.io_ShrSet_out_3 ;
  /* hdlname = "rules_24 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3415.16-3415.23" */
  wire \rules_24.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8259.14-8259.36" */
  wire [1:0] rules_24_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8260.14-8260.37" */
  wire [1:0] rules_24_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8172.14-8172.41" */
  wire [1:0] rules_24_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8171.14-8171.42" */
  wire [1:0] rules_24_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8174.14-8174.41" */
  wire [1:0] rules_24_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8173.14-8173.42" */
  wire [1:0] rules_24_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8176.14-8176.41" */
  wire [1:0] rules_24_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8175.14-8175.42" */
  wire [1:0] rules_24_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8178.14-8178.41" */
  wire [1:0] rules_24_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8177.14-8177.42" */
  wire [1:0] rules_24_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8180.14-8180.42" */
  wire [1:0] rules_24_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8179.14-8179.43" */
  wire [1:0] rules_24_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8182.14-8182.42" */
  wire [1:0] rules_24_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8181.14-8181.43" */
  wire [1:0] rules_24_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8184.14-8184.42" */
  wire [1:0] rules_24_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8183.14-8183.43" */
  wire [1:0] rules_24_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8186.14-8186.42" */
  wire [1:0] rules_24_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8185.14-8185.43" */
  wire [1:0] rules_24_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8187.14-8187.40" */
  wire [2:0] rules_24_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8188.14-8188.41" */
  wire [1:0] rules_24_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8189.14-8189.40" */
  wire [2:0] rules_24_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8190.14-8190.41" */
  wire [1:0] rules_24_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8191.14-8191.40" */
  wire [2:0] rules_24_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8192.14-8192.41" */
  wire [1:0] rules_24_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8193.14-8193.40" */
  wire [2:0] rules_24_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8194.14-8194.41" */
  wire [1:0] rules_24_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8195.14-8195.41" */
  wire [2:0] rules_24_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8196.14-8196.42" */
  wire [1:0] rules_24_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8197.14-8197.41" */
  wire [2:0] rules_24_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8198.14-8198.42" */
  wire [1:0] rules_24_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8199.14-8199.41" */
  wire [2:0] rules_24_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8200.14-8200.42" */
  wire [1:0] rules_24_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8201.14-8201.41" */
  wire [2:0] rules_24_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8202.14-8202.42" */
  wire [1:0] rules_24_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8203.14-8203.40" */
  wire [2:0] rules_24_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8204.14-8204.41" */
  wire [1:0] rules_24_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8205.14-8205.40" */
  wire [2:0] rules_24_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8206.14-8206.41" */
  wire [1:0] rules_24_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8207.14-8207.40" */
  wire [2:0] rules_24_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8208.14-8208.41" */
  wire [1:0] rules_24_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8209.14-8209.40" */
  wire [2:0] rules_24_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8210.14-8210.41" */
  wire [1:0] rules_24_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8211.14-8211.41" */
  wire [2:0] rules_24_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8212.14-8212.42" */
  wire [1:0] rules_24_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8213.14-8213.41" */
  wire [2:0] rules_24_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8214.14-8214.42" */
  wire [1:0] rules_24_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8215.14-8215.41" */
  wire [2:0] rules_24_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8216.14-8216.42" */
  wire [1:0] rules_24_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8217.14-8217.41" */
  wire [2:0] rules_24_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8218.14-8218.42" */
  wire [1:0] rules_24_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8219.14-8219.40" */
  wire [2:0] rules_24_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8220.14-8220.41" */
  wire [1:0] rules_24_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8221.14-8221.40" */
  wire [2:0] rules_24_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8222.14-8222.41" */
  wire [1:0] rules_24_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8223.14-8223.40" */
  wire [2:0] rules_24_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8224.14-8224.41" */
  wire [1:0] rules_24_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8225.14-8225.40" */
  wire [2:0] rules_24_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8226.14-8226.41" */
  wire [1:0] rules_24_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8227.14-8227.41" */
  wire [2:0] rules_24_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8228.14-8228.42" */
  wire [1:0] rules_24_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8229.14-8229.41" */
  wire [2:0] rules_24_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8230.14-8230.42" */
  wire [1:0] rules_24_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8231.14-8231.41" */
  wire [2:0] rules_24_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8232.14-8232.42" */
  wire [1:0] rules_24_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8233.14-8233.41" */
  wire [2:0] rules_24_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8234.14-8234.42" */
  wire [1:0] rules_24_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8253.14-8253.35" */
  wire [2:0] rules_24_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8254.14-8254.36" */
  wire [2:0] rules_24_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8255.14-8255.35" */
  wire [1:0] rules_24_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8256.14-8256.36" */
  wire [1:0] rules_24_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8251.9-8251.30" */
  wire rules_24_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8252.9-8252.31" */
  wire rules_24_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8235.9-8235.32" */
  wire rules_24_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8236.9-8236.32" */
  wire rules_24_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8237.9-8237.32" */
  wire rules_24_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8238.9-8238.32" */
  wire rules_24_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8239.9-8239.33" */
  wire rules_24_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8240.9-8240.33" */
  wire rules_24_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8241.9-8241.33" */
  wire rules_24_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8242.9-8242.33" */
  wire rules_24_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8257.14-8257.36" */
  wire [1:0] rules_24_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8258.14-8258.37" */
  wire [1:0] rules_24_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8243.9-8243.32" */
  wire rules_24_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8244.9-8244.32" */
  wire rules_24_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8245.9-8245.32" */
  wire rules_24_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8246.9-8246.32" */
  wire rules_24_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8247.9-8247.33" */
  wire rules_24_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8248.9-8248.33" */
  wire rules_24_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8249.9-8249.33" */
  wire rules_24_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8250.9-8250.33" */
  wire rules_24_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8170.9-8170.25" */
  wire rules_24_io_en_r;
  /* hdlname = "rules_25 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.14-3654.20" */
  wire [2:0] \rules_25._GEN_0 ;
  /* hdlname = "rules_25 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.14-3656.20" */
  wire [1:0] \rules_25._GEN_1 ;
  /* hdlname = "rules_25 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.9-3658.15" */
  wire \rules_25._GEN_2 ;
  /* hdlname = "rules_25 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.14-3660.20" */
  wire [2:0] \rules_25._GEN_3 ;
  /* hdlname = "rules_25 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3651.16-3651.29" */
  wire [1:0] \rules_25.io_AuxData_in ;
  /* hdlname = "rules_25 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3652.16-3652.30" */
  wire [1:0] \rules_25.io_AuxData_out ;
  /* hdlname = "rules_25 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3564.16-3564.34" */
  wire [1:0] \rules_25.io_Cache_in_0_Data ;
  /* hdlname = "rules_25 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3563.16-3563.35" */
  wire [1:0] \rules_25.io_Cache_in_0_State ;
  /* hdlname = "rules_25 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3566.16-3566.34" */
  wire [1:0] \rules_25.io_Cache_in_1_Data ;
  /* hdlname = "rules_25 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3565.16-3565.35" */
  wire [1:0] \rules_25.io_Cache_in_1_State ;
  /* hdlname = "rules_25 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3568.16-3568.34" */
  wire [1:0] \rules_25.io_Cache_in_2_Data ;
  /* hdlname = "rules_25 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3567.16-3567.35" */
  wire [1:0] \rules_25.io_Cache_in_2_State ;
  /* hdlname = "rules_25 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3570.16-3570.34" */
  wire [1:0] \rules_25.io_Cache_in_3_Data ;
  /* hdlname = "rules_25 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3569.16-3569.35" */
  wire [1:0] \rules_25.io_Cache_in_3_State ;
  /* hdlname = "rules_25 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3572.16-3572.35" */
  wire [1:0] \rules_25.io_Cache_out_0_Data ;
  /* hdlname = "rules_25 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3571.16-3571.36" */
  wire [1:0] \rules_25.io_Cache_out_0_State ;
  /* hdlname = "rules_25 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3574.16-3574.35" */
  wire [1:0] \rules_25.io_Cache_out_1_Data ;
  /* hdlname = "rules_25 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3573.16-3573.36" */
  wire [1:0] \rules_25.io_Cache_out_1_State ;
  /* hdlname = "rules_25 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3576.16-3576.35" */
  wire [1:0] \rules_25.io_Cache_out_2_Data ;
  /* hdlname = "rules_25 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3575.16-3575.36" */
  wire [1:0] \rules_25.io_Cache_out_2_State ;
  /* hdlname = "rules_25 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3578.16-3578.35" */
  wire [1:0] \rules_25.io_Cache_out_3_Data ;
  /* hdlname = "rules_25 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3577.16-3577.36" */
  wire [1:0] \rules_25.io_Cache_out_3_State ;
  /* hdlname = "rules_25 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3579.16-3579.33" */
  wire [2:0] \rules_25.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_25 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3580.16-3580.34" */
  wire [1:0] \rules_25.io_Chan1_in_0_Data ;
  /* hdlname = "rules_25 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3581.16-3581.33" */
  wire [2:0] \rules_25.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_25 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3582.16-3582.34" */
  wire [1:0] \rules_25.io_Chan1_in_1_Data ;
  /* hdlname = "rules_25 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3583.16-3583.33" */
  wire [2:0] \rules_25.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_25 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3584.16-3584.34" */
  wire [1:0] \rules_25.io_Chan1_in_2_Data ;
  /* hdlname = "rules_25 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3585.16-3585.33" */
  wire [2:0] \rules_25.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_25 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3586.16-3586.34" */
  wire [1:0] \rules_25.io_Chan1_in_3_Data ;
  /* hdlname = "rules_25 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3587.16-3587.34" */
  wire [2:0] \rules_25.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_25 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3588.16-3588.35" */
  wire [1:0] \rules_25.io_Chan1_out_0_Data ;
  /* hdlname = "rules_25 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3589.16-3589.34" */
  wire [2:0] \rules_25.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_25 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3590.16-3590.35" */
  wire [1:0] \rules_25.io_Chan1_out_1_Data ;
  /* hdlname = "rules_25 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3591.16-3591.34" */
  wire [2:0] \rules_25.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_25 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3592.16-3592.35" */
  wire [1:0] \rules_25.io_Chan1_out_2_Data ;
  /* hdlname = "rules_25 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3593.16-3593.34" */
  wire [2:0] \rules_25.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_25 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3594.16-3594.35" */
  wire [1:0] \rules_25.io_Chan1_out_3_Data ;
  /* hdlname = "rules_25 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3595.16-3595.33" */
  wire [2:0] \rules_25.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_25 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3596.16-3596.34" */
  wire [1:0] \rules_25.io_Chan2_in_0_Data ;
  /* hdlname = "rules_25 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3597.16-3597.33" */
  wire [2:0] \rules_25.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_25 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3598.16-3598.34" */
  wire [1:0] \rules_25.io_Chan2_in_1_Data ;
  /* hdlname = "rules_25 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3599.16-3599.33" */
  wire [2:0] \rules_25.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_25 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3600.16-3600.34" */
  wire [1:0] \rules_25.io_Chan2_in_2_Data ;
  /* hdlname = "rules_25 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3601.16-3601.33" */
  wire [2:0] \rules_25.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_25 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3602.16-3602.34" */
  wire [1:0] \rules_25.io_Chan2_in_3_Data ;
  /* hdlname = "rules_25 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3603.16-3603.34" */
  wire [2:0] \rules_25.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_25 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3604.16-3604.35" */
  wire [1:0] \rules_25.io_Chan2_out_0_Data ;
  /* hdlname = "rules_25 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3605.16-3605.34" */
  wire [2:0] \rules_25.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_25 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3606.16-3606.35" */
  wire [1:0] \rules_25.io_Chan2_out_1_Data ;
  /* hdlname = "rules_25 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3607.16-3607.34" */
  wire [2:0] \rules_25.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_25 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3608.16-3608.35" */
  wire [1:0] \rules_25.io_Chan2_out_2_Data ;
  /* hdlname = "rules_25 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3609.16-3609.34" */
  wire [2:0] \rules_25.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_25 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3610.16-3610.35" */
  wire [1:0] \rules_25.io_Chan2_out_3_Data ;
  /* hdlname = "rules_25 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3611.16-3611.33" */
  wire [2:0] \rules_25.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_25 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3612.16-3612.34" */
  wire [1:0] \rules_25.io_Chan3_in_0_Data ;
  /* hdlname = "rules_25 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3613.16-3613.33" */
  wire [2:0] \rules_25.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_25 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3614.16-3614.34" */
  wire [1:0] \rules_25.io_Chan3_in_1_Data ;
  /* hdlname = "rules_25 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3615.16-3615.33" */
  wire [2:0] \rules_25.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_25 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3616.16-3616.34" */
  wire [1:0] \rules_25.io_Chan3_in_2_Data ;
  /* hdlname = "rules_25 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3617.16-3617.33" */
  wire [2:0] \rules_25.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_25 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3618.16-3618.34" */
  wire [1:0] \rules_25.io_Chan3_in_3_Data ;
  /* hdlname = "rules_25 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3619.16-3619.34" */
  wire [2:0] \rules_25.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_25 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3620.16-3620.35" */
  wire [1:0] \rules_25.io_Chan3_out_0_Data ;
  /* hdlname = "rules_25 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3621.16-3621.34" */
  wire [2:0] \rules_25.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_25 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3622.16-3622.35" */
  wire [1:0] \rules_25.io_Chan3_out_1_Data ;
  /* hdlname = "rules_25 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3623.16-3623.34" */
  wire [2:0] \rules_25.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_25 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3624.16-3624.35" */
  wire [1:0] \rules_25.io_Chan3_out_2_Data ;
  /* hdlname = "rules_25 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3625.16-3625.34" */
  wire [2:0] \rules_25.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_25 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3626.16-3626.35" */
  wire [1:0] \rules_25.io_Chan3_out_3_Data ;
  /* hdlname = "rules_25 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3645.16-3645.28" */
  wire [2:0] \rules_25.io_CurCmd_in ;
  /* hdlname = "rules_25 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3646.16-3646.29" */
  wire [2:0] \rules_25.io_CurCmd_out ;
  /* hdlname = "rules_25 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3647.16-3647.28" */
  wire [1:0] \rules_25.io_CurPtr_in ;
  /* hdlname = "rules_25 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3648.16-3648.29" */
  wire [1:0] \rules_25.io_CurPtr_out ;
  /* hdlname = "rules_25 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3643.16-3643.28" */
  wire \rules_25.io_ExGntd_in ;
  /* hdlname = "rules_25 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3644.16-3644.29" */
  wire \rules_25.io_ExGntd_out ;
  /* hdlname = "rules_25 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3627.16-3627.30" */
  wire \rules_25.io_InvSet_in_0 ;
  /* hdlname = "rules_25 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3628.16-3628.30" */
  wire \rules_25.io_InvSet_in_1 ;
  /* hdlname = "rules_25 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3629.16-3629.30" */
  wire \rules_25.io_InvSet_in_2 ;
  /* hdlname = "rules_25 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3630.16-3630.30" */
  wire \rules_25.io_InvSet_in_3 ;
  /* hdlname = "rules_25 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3631.16-3631.31" */
  wire \rules_25.io_InvSet_out_0 ;
  /* hdlname = "rules_25 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3632.16-3632.31" */
  wire \rules_25.io_InvSet_out_1 ;
  /* hdlname = "rules_25 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3633.16-3633.31" */
  wire \rules_25.io_InvSet_out_2 ;
  /* hdlname = "rules_25 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3634.16-3634.31" */
  wire \rules_25.io_InvSet_out_3 ;
  /* hdlname = "rules_25 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3649.16-3649.29" */
  wire [1:0] \rules_25.io_MemData_in ;
  /* hdlname = "rules_25 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3650.16-3650.30" */
  wire [1:0] \rules_25.io_MemData_out ;
  /* hdlname = "rules_25 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3635.16-3635.30" */
  wire \rules_25.io_ShrSet_in_0 ;
  /* hdlname = "rules_25 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3636.16-3636.30" */
  wire \rules_25.io_ShrSet_in_1 ;
  /* hdlname = "rules_25 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3637.16-3637.30" */
  wire \rules_25.io_ShrSet_in_2 ;
  /* hdlname = "rules_25 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3638.16-3638.30" */
  wire \rules_25.io_ShrSet_in_3 ;
  /* hdlname = "rules_25 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3639.16-3639.31" */
  wire \rules_25.io_ShrSet_out_0 ;
  /* hdlname = "rules_25 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3640.16-3640.31" */
  wire \rules_25.io_ShrSet_out_1 ;
  /* hdlname = "rules_25 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3641.16-3641.31" */
  wire \rules_25.io_ShrSet_out_2 ;
  /* hdlname = "rules_25 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3642.16-3642.31" */
  wire \rules_25.io_ShrSet_out_3 ;
  /* hdlname = "rules_25 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3562.16-3562.23" */
  wire \rules_25.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8350.14-8350.36" */
  wire [1:0] rules_25_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8351.14-8351.37" */
  wire [1:0] rules_25_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8263.14-8263.41" */
  wire [1:0] rules_25_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8262.14-8262.42" */
  wire [1:0] rules_25_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8265.14-8265.41" */
  wire [1:0] rules_25_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8264.14-8264.42" */
  wire [1:0] rules_25_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8267.14-8267.41" */
  wire [1:0] rules_25_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8266.14-8266.42" */
  wire [1:0] rules_25_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8269.14-8269.41" */
  wire [1:0] rules_25_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8268.14-8268.42" */
  wire [1:0] rules_25_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8271.14-8271.42" */
  wire [1:0] rules_25_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8270.14-8270.43" */
  wire [1:0] rules_25_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8273.14-8273.42" */
  wire [1:0] rules_25_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8272.14-8272.43" */
  wire [1:0] rules_25_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8275.14-8275.42" */
  wire [1:0] rules_25_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8274.14-8274.43" */
  wire [1:0] rules_25_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8277.14-8277.42" */
  wire [1:0] rules_25_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8276.14-8276.43" */
  wire [1:0] rules_25_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8278.14-8278.40" */
  wire [2:0] rules_25_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8279.14-8279.41" */
  wire [1:0] rules_25_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8280.14-8280.40" */
  wire [2:0] rules_25_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8281.14-8281.41" */
  wire [1:0] rules_25_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8282.14-8282.40" */
  wire [2:0] rules_25_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8283.14-8283.41" */
  wire [1:0] rules_25_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8284.14-8284.40" */
  wire [2:0] rules_25_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8285.14-8285.41" */
  wire [1:0] rules_25_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8286.14-8286.41" */
  wire [2:0] rules_25_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8287.14-8287.42" */
  wire [1:0] rules_25_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8288.14-8288.41" */
  wire [2:0] rules_25_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8289.14-8289.42" */
  wire [1:0] rules_25_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8290.14-8290.41" */
  wire [2:0] rules_25_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8291.14-8291.42" */
  wire [1:0] rules_25_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8292.14-8292.41" */
  wire [2:0] rules_25_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8293.14-8293.42" */
  wire [1:0] rules_25_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8294.14-8294.40" */
  wire [2:0] rules_25_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8295.14-8295.41" */
  wire [1:0] rules_25_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8296.14-8296.40" */
  wire [2:0] rules_25_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8297.14-8297.41" */
  wire [1:0] rules_25_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8298.14-8298.40" */
  wire [2:0] rules_25_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8299.14-8299.41" */
  wire [1:0] rules_25_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8300.14-8300.40" */
  wire [2:0] rules_25_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8301.14-8301.41" */
  wire [1:0] rules_25_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8302.14-8302.41" */
  wire [2:0] rules_25_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8303.14-8303.42" */
  wire [1:0] rules_25_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8304.14-8304.41" */
  wire [2:0] rules_25_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8305.14-8305.42" */
  wire [1:0] rules_25_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8306.14-8306.41" */
  wire [2:0] rules_25_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8307.14-8307.42" */
  wire [1:0] rules_25_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8308.14-8308.41" */
  wire [2:0] rules_25_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8309.14-8309.42" */
  wire [1:0] rules_25_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8310.14-8310.40" */
  wire [2:0] rules_25_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8311.14-8311.41" */
  wire [1:0] rules_25_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8312.14-8312.40" */
  wire [2:0] rules_25_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8313.14-8313.41" */
  wire [1:0] rules_25_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8314.14-8314.40" */
  wire [2:0] rules_25_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8315.14-8315.41" */
  wire [1:0] rules_25_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8316.14-8316.40" */
  wire [2:0] rules_25_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8317.14-8317.41" */
  wire [1:0] rules_25_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8318.14-8318.41" */
  wire [2:0] rules_25_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8319.14-8319.42" */
  wire [1:0] rules_25_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8320.14-8320.41" */
  wire [2:0] rules_25_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8321.14-8321.42" */
  wire [1:0] rules_25_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8322.14-8322.41" */
  wire [2:0] rules_25_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8323.14-8323.42" */
  wire [1:0] rules_25_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8324.14-8324.41" */
  wire [2:0] rules_25_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8325.14-8325.42" */
  wire [1:0] rules_25_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8344.14-8344.35" */
  wire [2:0] rules_25_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8345.14-8345.36" */
  wire [2:0] rules_25_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8346.14-8346.35" */
  wire [1:0] rules_25_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8347.14-8347.36" */
  wire [1:0] rules_25_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8342.9-8342.30" */
  wire rules_25_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8343.9-8343.31" */
  wire rules_25_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8326.9-8326.32" */
  wire rules_25_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8327.9-8327.32" */
  wire rules_25_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8328.9-8328.32" */
  wire rules_25_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8329.9-8329.32" */
  wire rules_25_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8330.9-8330.33" */
  wire rules_25_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8331.9-8331.33" */
  wire rules_25_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8332.9-8332.33" */
  wire rules_25_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8333.9-8333.33" */
  wire rules_25_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8348.14-8348.36" */
  wire [1:0] rules_25_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8349.14-8349.37" */
  wire [1:0] rules_25_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8334.9-8334.32" */
  wire rules_25_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8335.9-8335.32" */
  wire rules_25_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8336.9-8336.32" */
  wire rules_25_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8337.9-8337.32" */
  wire rules_25_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8338.9-8338.33" */
  wire rules_25_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8339.9-8339.33" */
  wire rules_25_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8340.9-8340.33" */
  wire rules_25_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8341.9-8341.33" */
  wire rules_25_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8261.9-8261.25" */
  wire rules_25_io_en_r;
  /* hdlname = "rules_26 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.14-3806.20" */
  wire [2:0] \rules_26._GEN_0 ;
  /* hdlname = "rules_26 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.14-3808.20" */
  wire [1:0] \rules_26._GEN_1 ;
  /* hdlname = "rules_26 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.9-3810.15" */
  wire \rules_26._GEN_2 ;
  /* hdlname = "rules_26 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.9-3812.15" */
  wire \rules_26._GEN_3 ;
  /* hdlname = "rules_26 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.14-3814.20" */
  wire [2:0] \rules_26._GEN_4 ;
  /* hdlname = "rules_26 _v_1_T" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3802.9-3802.15" */
  wire \rules_26._v_1_T ;
  /* hdlname = "rules_26 _v_2_T" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3804.9-3804.15" */
  wire \rules_26._v_2_T ;
  /* hdlname = "rules_26 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3798.16-3798.29" */
  wire [1:0] \rules_26.io_AuxData_in ;
  /* hdlname = "rules_26 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3799.16-3799.30" */
  wire [1:0] \rules_26.io_AuxData_out ;
  /* hdlname = "rules_26 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3711.16-3711.34" */
  wire [1:0] \rules_26.io_Cache_in_0_Data ;
  /* hdlname = "rules_26 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3710.16-3710.35" */
  wire [1:0] \rules_26.io_Cache_in_0_State ;
  /* hdlname = "rules_26 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3713.16-3713.34" */
  wire [1:0] \rules_26.io_Cache_in_1_Data ;
  /* hdlname = "rules_26 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3712.16-3712.35" */
  wire [1:0] \rules_26.io_Cache_in_1_State ;
  /* hdlname = "rules_26 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3715.16-3715.34" */
  wire [1:0] \rules_26.io_Cache_in_2_Data ;
  /* hdlname = "rules_26 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3714.16-3714.35" */
  wire [1:0] \rules_26.io_Cache_in_2_State ;
  /* hdlname = "rules_26 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3717.16-3717.34" */
  wire [1:0] \rules_26.io_Cache_in_3_Data ;
  /* hdlname = "rules_26 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3716.16-3716.35" */
  wire [1:0] \rules_26.io_Cache_in_3_State ;
  /* hdlname = "rules_26 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3719.16-3719.35" */
  wire [1:0] \rules_26.io_Cache_out_0_Data ;
  /* hdlname = "rules_26 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3718.16-3718.36" */
  wire [1:0] \rules_26.io_Cache_out_0_State ;
  /* hdlname = "rules_26 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3721.16-3721.35" */
  wire [1:0] \rules_26.io_Cache_out_1_Data ;
  /* hdlname = "rules_26 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3720.16-3720.36" */
  wire [1:0] \rules_26.io_Cache_out_1_State ;
  /* hdlname = "rules_26 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3723.16-3723.35" */
  wire [1:0] \rules_26.io_Cache_out_2_Data ;
  /* hdlname = "rules_26 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3722.16-3722.36" */
  wire [1:0] \rules_26.io_Cache_out_2_State ;
  /* hdlname = "rules_26 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3725.16-3725.35" */
  wire [1:0] \rules_26.io_Cache_out_3_Data ;
  /* hdlname = "rules_26 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3724.16-3724.36" */
  wire [1:0] \rules_26.io_Cache_out_3_State ;
  /* hdlname = "rules_26 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3726.16-3726.33" */
  wire [2:0] \rules_26.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_26 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3727.16-3727.34" */
  wire [1:0] \rules_26.io_Chan1_in_0_Data ;
  /* hdlname = "rules_26 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3728.16-3728.33" */
  wire [2:0] \rules_26.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_26 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3729.16-3729.34" */
  wire [1:0] \rules_26.io_Chan1_in_1_Data ;
  /* hdlname = "rules_26 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3730.16-3730.33" */
  wire [2:0] \rules_26.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_26 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3731.16-3731.34" */
  wire [1:0] \rules_26.io_Chan1_in_2_Data ;
  /* hdlname = "rules_26 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3732.16-3732.33" */
  wire [2:0] \rules_26.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_26 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3733.16-3733.34" */
  wire [1:0] \rules_26.io_Chan1_in_3_Data ;
  /* hdlname = "rules_26 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3734.16-3734.34" */
  wire [2:0] \rules_26.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_26 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3735.16-3735.35" */
  wire [1:0] \rules_26.io_Chan1_out_0_Data ;
  /* hdlname = "rules_26 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3736.16-3736.34" */
  wire [2:0] \rules_26.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_26 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3737.16-3737.35" */
  wire [1:0] \rules_26.io_Chan1_out_1_Data ;
  /* hdlname = "rules_26 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3738.16-3738.34" */
  wire [2:0] \rules_26.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_26 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3739.16-3739.35" */
  wire [1:0] \rules_26.io_Chan1_out_2_Data ;
  /* hdlname = "rules_26 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3740.16-3740.34" */
  wire [2:0] \rules_26.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_26 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3741.16-3741.35" */
  wire [1:0] \rules_26.io_Chan1_out_3_Data ;
  /* hdlname = "rules_26 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3742.16-3742.33" */
  wire [2:0] \rules_26.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_26 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3743.16-3743.34" */
  wire [1:0] \rules_26.io_Chan2_in_0_Data ;
  /* hdlname = "rules_26 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3744.16-3744.33" */
  wire [2:0] \rules_26.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_26 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3745.16-3745.34" */
  wire [1:0] \rules_26.io_Chan2_in_1_Data ;
  /* hdlname = "rules_26 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3746.16-3746.33" */
  wire [2:0] \rules_26.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_26 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3747.16-3747.34" */
  wire [1:0] \rules_26.io_Chan2_in_2_Data ;
  /* hdlname = "rules_26 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3748.16-3748.33" */
  wire [2:0] \rules_26.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_26 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3749.16-3749.34" */
  wire [1:0] \rules_26.io_Chan2_in_3_Data ;
  /* hdlname = "rules_26 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3750.16-3750.34" */
  wire [2:0] \rules_26.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_26 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3751.16-3751.35" */
  wire [1:0] \rules_26.io_Chan2_out_0_Data ;
  /* hdlname = "rules_26 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3752.16-3752.34" */
  wire [2:0] \rules_26.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_26 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3753.16-3753.35" */
  wire [1:0] \rules_26.io_Chan2_out_1_Data ;
  /* hdlname = "rules_26 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3754.16-3754.34" */
  wire [2:0] \rules_26.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_26 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3755.16-3755.35" */
  wire [1:0] \rules_26.io_Chan2_out_2_Data ;
  /* hdlname = "rules_26 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3756.16-3756.34" */
  wire [2:0] \rules_26.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_26 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3757.16-3757.35" */
  wire [1:0] \rules_26.io_Chan2_out_3_Data ;
  /* hdlname = "rules_26 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3758.16-3758.33" */
  wire [2:0] \rules_26.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_26 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3759.16-3759.34" */
  wire [1:0] \rules_26.io_Chan3_in_0_Data ;
  /* hdlname = "rules_26 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3760.16-3760.33" */
  wire [2:0] \rules_26.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_26 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3761.16-3761.34" */
  wire [1:0] \rules_26.io_Chan3_in_1_Data ;
  /* hdlname = "rules_26 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3762.16-3762.33" */
  wire [2:0] \rules_26.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_26 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3763.16-3763.34" */
  wire [1:0] \rules_26.io_Chan3_in_2_Data ;
  /* hdlname = "rules_26 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3764.16-3764.33" */
  wire [2:0] \rules_26.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_26 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3765.16-3765.34" */
  wire [1:0] \rules_26.io_Chan3_in_3_Data ;
  /* hdlname = "rules_26 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3766.16-3766.34" */
  wire [2:0] \rules_26.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_26 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3767.16-3767.35" */
  wire [1:0] \rules_26.io_Chan3_out_0_Data ;
  /* hdlname = "rules_26 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3768.16-3768.34" */
  wire [2:0] \rules_26.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_26 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3769.16-3769.35" */
  wire [1:0] \rules_26.io_Chan3_out_1_Data ;
  /* hdlname = "rules_26 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3770.16-3770.34" */
  wire [2:0] \rules_26.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_26 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3771.16-3771.35" */
  wire [1:0] \rules_26.io_Chan3_out_2_Data ;
  /* hdlname = "rules_26 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3772.16-3772.34" */
  wire [2:0] \rules_26.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_26 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3773.16-3773.35" */
  wire [1:0] \rules_26.io_Chan3_out_3_Data ;
  /* hdlname = "rules_26 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3792.16-3792.28" */
  wire [2:0] \rules_26.io_CurCmd_in ;
  /* hdlname = "rules_26 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3793.16-3793.29" */
  wire [2:0] \rules_26.io_CurCmd_out ;
  /* hdlname = "rules_26 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3794.16-3794.28" */
  wire [1:0] \rules_26.io_CurPtr_in ;
  /* hdlname = "rules_26 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3795.16-3795.29" */
  wire [1:0] \rules_26.io_CurPtr_out ;
  /* hdlname = "rules_26 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3790.16-3790.28" */
  wire \rules_26.io_ExGntd_in ;
  /* hdlname = "rules_26 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3791.16-3791.29" */
  wire \rules_26.io_ExGntd_out ;
  /* hdlname = "rules_26 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3774.16-3774.30" */
  wire \rules_26.io_InvSet_in_0 ;
  /* hdlname = "rules_26 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3775.16-3775.30" */
  wire \rules_26.io_InvSet_in_1 ;
  /* hdlname = "rules_26 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3776.16-3776.30" */
  wire \rules_26.io_InvSet_in_2 ;
  /* hdlname = "rules_26 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3777.16-3777.30" */
  wire \rules_26.io_InvSet_in_3 ;
  /* hdlname = "rules_26 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3778.16-3778.31" */
  wire \rules_26.io_InvSet_out_0 ;
  /* hdlname = "rules_26 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3779.16-3779.31" */
  wire \rules_26.io_InvSet_out_1 ;
  /* hdlname = "rules_26 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3780.16-3780.31" */
  wire \rules_26.io_InvSet_out_2 ;
  /* hdlname = "rules_26 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3781.16-3781.31" */
  wire \rules_26.io_InvSet_out_3 ;
  /* hdlname = "rules_26 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3796.16-3796.29" */
  wire [1:0] \rules_26.io_MemData_in ;
  /* hdlname = "rules_26 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3797.16-3797.30" */
  wire [1:0] \rules_26.io_MemData_out ;
  /* hdlname = "rules_26 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3782.16-3782.30" */
  wire \rules_26.io_ShrSet_in_0 ;
  /* hdlname = "rules_26 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3783.16-3783.30" */
  wire \rules_26.io_ShrSet_in_1 ;
  /* hdlname = "rules_26 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3784.16-3784.30" */
  wire \rules_26.io_ShrSet_in_2 ;
  /* hdlname = "rules_26 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3785.16-3785.30" */
  wire \rules_26.io_ShrSet_in_3 ;
  /* hdlname = "rules_26 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3786.16-3786.31" */
  wire \rules_26.io_ShrSet_out_0 ;
  /* hdlname = "rules_26 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3787.16-3787.31" */
  wire \rules_26.io_ShrSet_out_1 ;
  /* hdlname = "rules_26 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3788.16-3788.31" */
  wire \rules_26.io_ShrSet_out_2 ;
  /* hdlname = "rules_26 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3789.16-3789.31" */
  wire \rules_26.io_ShrSet_out_3 ;
  /* hdlname = "rules_26 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3709.16-3709.23" */
  wire \rules_26.io_en_r ;
  /* hdlname = "rules_26 v_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3801.9-3801.12" */
  wire \rules_26.v_0 ;
  /* hdlname = "rules_26 v_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3803.9-3803.12" */
  wire \rules_26.v_1 ;
  /* hdlname = "rules_26 v_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3805.9-3805.12" */
  wire \rules_26.v_2 ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8441.14-8441.36" */
  wire [1:0] rules_26_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8442.14-8442.37" */
  wire [1:0] rules_26_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8354.14-8354.41" */
  wire [1:0] rules_26_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8353.14-8353.42" */
  wire [1:0] rules_26_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8356.14-8356.41" */
  wire [1:0] rules_26_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8355.14-8355.42" */
  wire [1:0] rules_26_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8358.14-8358.41" */
  wire [1:0] rules_26_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8357.14-8357.42" */
  wire [1:0] rules_26_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8360.14-8360.41" */
  wire [1:0] rules_26_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8359.14-8359.42" */
  wire [1:0] rules_26_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8362.14-8362.42" */
  wire [1:0] rules_26_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8361.14-8361.43" */
  wire [1:0] rules_26_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8364.14-8364.42" */
  wire [1:0] rules_26_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8363.14-8363.43" */
  wire [1:0] rules_26_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8366.14-8366.42" */
  wire [1:0] rules_26_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8365.14-8365.43" */
  wire [1:0] rules_26_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8368.14-8368.42" */
  wire [1:0] rules_26_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8367.14-8367.43" */
  wire [1:0] rules_26_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8369.14-8369.40" */
  wire [2:0] rules_26_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8370.14-8370.41" */
  wire [1:0] rules_26_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8371.14-8371.40" */
  wire [2:0] rules_26_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8372.14-8372.41" */
  wire [1:0] rules_26_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8373.14-8373.40" */
  wire [2:0] rules_26_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8374.14-8374.41" */
  wire [1:0] rules_26_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8375.14-8375.40" */
  wire [2:0] rules_26_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8376.14-8376.41" */
  wire [1:0] rules_26_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8377.14-8377.41" */
  wire [2:0] rules_26_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8378.14-8378.42" */
  wire [1:0] rules_26_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8379.14-8379.41" */
  wire [2:0] rules_26_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8380.14-8380.42" */
  wire [1:0] rules_26_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8381.14-8381.41" */
  wire [2:0] rules_26_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8382.14-8382.42" */
  wire [1:0] rules_26_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8383.14-8383.41" */
  wire [2:0] rules_26_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8384.14-8384.42" */
  wire [1:0] rules_26_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8385.14-8385.40" */
  wire [2:0] rules_26_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8386.14-8386.41" */
  wire [1:0] rules_26_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8387.14-8387.40" */
  wire [2:0] rules_26_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8388.14-8388.41" */
  wire [1:0] rules_26_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8389.14-8389.40" */
  wire [2:0] rules_26_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8390.14-8390.41" */
  wire [1:0] rules_26_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8391.14-8391.40" */
  wire [2:0] rules_26_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8392.14-8392.41" */
  wire [1:0] rules_26_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8393.14-8393.41" */
  wire [2:0] rules_26_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8394.14-8394.42" */
  wire [1:0] rules_26_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8395.14-8395.41" */
  wire [2:0] rules_26_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8396.14-8396.42" */
  wire [1:0] rules_26_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8397.14-8397.41" */
  wire [2:0] rules_26_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8398.14-8398.42" */
  wire [1:0] rules_26_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8399.14-8399.41" */
  wire [2:0] rules_26_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8400.14-8400.42" */
  wire [1:0] rules_26_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8401.14-8401.40" */
  wire [2:0] rules_26_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8402.14-8402.41" */
  wire [1:0] rules_26_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8403.14-8403.40" */
  wire [2:0] rules_26_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8404.14-8404.41" */
  wire [1:0] rules_26_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8405.14-8405.40" */
  wire [2:0] rules_26_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8406.14-8406.41" */
  wire [1:0] rules_26_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8407.14-8407.40" */
  wire [2:0] rules_26_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8408.14-8408.41" */
  wire [1:0] rules_26_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8409.14-8409.41" */
  wire [2:0] rules_26_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8410.14-8410.42" */
  wire [1:0] rules_26_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8411.14-8411.41" */
  wire [2:0] rules_26_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8412.14-8412.42" */
  wire [1:0] rules_26_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8413.14-8413.41" */
  wire [2:0] rules_26_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8414.14-8414.42" */
  wire [1:0] rules_26_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8415.14-8415.41" */
  wire [2:0] rules_26_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8416.14-8416.42" */
  wire [1:0] rules_26_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8435.14-8435.35" */
  wire [2:0] rules_26_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8436.14-8436.36" */
  wire [2:0] rules_26_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8437.14-8437.35" */
  wire [1:0] rules_26_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8438.14-8438.36" */
  wire [1:0] rules_26_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8433.9-8433.30" */
  wire rules_26_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8434.9-8434.31" */
  wire rules_26_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8417.9-8417.32" */
  wire rules_26_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8418.9-8418.32" */
  wire rules_26_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8419.9-8419.32" */
  wire rules_26_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8420.9-8420.32" */
  wire rules_26_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8421.9-8421.33" */
  wire rules_26_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8422.9-8422.33" */
  wire rules_26_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8423.9-8423.33" */
  wire rules_26_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8424.9-8424.33" */
  wire rules_26_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8439.14-8439.36" */
  wire [1:0] rules_26_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8440.14-8440.37" */
  wire [1:0] rules_26_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8425.9-8425.32" */
  wire rules_26_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8426.9-8426.32" */
  wire rules_26_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8427.9-8427.32" */
  wire rules_26_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8428.9-8428.32" */
  wire rules_26_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8429.9-8429.33" */
  wire rules_26_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8430.9-8430.33" */
  wire rules_26_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8431.9-8431.33" */
  wire rules_26_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8432.9-8432.33" */
  wire rules_26_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8352.9-8352.25" */
  wire rules_26_io_en_r;
  /* hdlname = "rules_27 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.14-3960.20" */
  wire [2:0] \rules_27._GEN_0 ;
  /* hdlname = "rules_27 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.14-3962.20" */
  wire [1:0] \rules_27._GEN_1 ;
  /* hdlname = "rules_27 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.9-3964.15" */
  wire \rules_27._GEN_2 ;
  /* hdlname = "rules_27 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.9-3966.15" */
  wire \rules_27._GEN_3 ;
  /* hdlname = "rules_27 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.14-3968.20" */
  wire [2:0] \rules_27._GEN_4 ;
  /* hdlname = "rules_27 _v_1_T" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3956.9-3956.15" */
  wire \rules_27._v_1_T ;
  /* hdlname = "rules_27 _v_2_T" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3958.9-3958.15" */
  wire \rules_27._v_2_T ;
  /* hdlname = "rules_27 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3952.16-3952.29" */
  wire [1:0] \rules_27.io_AuxData_in ;
  /* hdlname = "rules_27 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3953.16-3953.30" */
  wire [1:0] \rules_27.io_AuxData_out ;
  /* hdlname = "rules_27 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3865.16-3865.34" */
  wire [1:0] \rules_27.io_Cache_in_0_Data ;
  /* hdlname = "rules_27 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3864.16-3864.35" */
  wire [1:0] \rules_27.io_Cache_in_0_State ;
  /* hdlname = "rules_27 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3867.16-3867.34" */
  wire [1:0] \rules_27.io_Cache_in_1_Data ;
  /* hdlname = "rules_27 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3866.16-3866.35" */
  wire [1:0] \rules_27.io_Cache_in_1_State ;
  /* hdlname = "rules_27 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3869.16-3869.34" */
  wire [1:0] \rules_27.io_Cache_in_2_Data ;
  /* hdlname = "rules_27 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3868.16-3868.35" */
  wire [1:0] \rules_27.io_Cache_in_2_State ;
  /* hdlname = "rules_27 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3871.16-3871.34" */
  wire [1:0] \rules_27.io_Cache_in_3_Data ;
  /* hdlname = "rules_27 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3870.16-3870.35" */
  wire [1:0] \rules_27.io_Cache_in_3_State ;
  /* hdlname = "rules_27 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3873.16-3873.35" */
  wire [1:0] \rules_27.io_Cache_out_0_Data ;
  /* hdlname = "rules_27 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3872.16-3872.36" */
  wire [1:0] \rules_27.io_Cache_out_0_State ;
  /* hdlname = "rules_27 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3875.16-3875.35" */
  wire [1:0] \rules_27.io_Cache_out_1_Data ;
  /* hdlname = "rules_27 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3874.16-3874.36" */
  wire [1:0] \rules_27.io_Cache_out_1_State ;
  /* hdlname = "rules_27 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3877.16-3877.35" */
  wire [1:0] \rules_27.io_Cache_out_2_Data ;
  /* hdlname = "rules_27 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3876.16-3876.36" */
  wire [1:0] \rules_27.io_Cache_out_2_State ;
  /* hdlname = "rules_27 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3879.16-3879.35" */
  wire [1:0] \rules_27.io_Cache_out_3_Data ;
  /* hdlname = "rules_27 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3878.16-3878.36" */
  wire [1:0] \rules_27.io_Cache_out_3_State ;
  /* hdlname = "rules_27 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3880.16-3880.33" */
  wire [2:0] \rules_27.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_27 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3881.16-3881.34" */
  wire [1:0] \rules_27.io_Chan1_in_0_Data ;
  /* hdlname = "rules_27 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3882.16-3882.33" */
  wire [2:0] \rules_27.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_27 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3883.16-3883.34" */
  wire [1:0] \rules_27.io_Chan1_in_1_Data ;
  /* hdlname = "rules_27 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3884.16-3884.33" */
  wire [2:0] \rules_27.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_27 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3885.16-3885.34" */
  wire [1:0] \rules_27.io_Chan1_in_2_Data ;
  /* hdlname = "rules_27 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3886.16-3886.33" */
  wire [2:0] \rules_27.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_27 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3887.16-3887.34" */
  wire [1:0] \rules_27.io_Chan1_in_3_Data ;
  /* hdlname = "rules_27 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3888.16-3888.34" */
  wire [2:0] \rules_27.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_27 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3889.16-3889.35" */
  wire [1:0] \rules_27.io_Chan1_out_0_Data ;
  /* hdlname = "rules_27 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3890.16-3890.34" */
  wire [2:0] \rules_27.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_27 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3891.16-3891.35" */
  wire [1:0] \rules_27.io_Chan1_out_1_Data ;
  /* hdlname = "rules_27 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3892.16-3892.34" */
  wire [2:0] \rules_27.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_27 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3893.16-3893.35" */
  wire [1:0] \rules_27.io_Chan1_out_2_Data ;
  /* hdlname = "rules_27 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3894.16-3894.34" */
  wire [2:0] \rules_27.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_27 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3895.16-3895.35" */
  wire [1:0] \rules_27.io_Chan1_out_3_Data ;
  /* hdlname = "rules_27 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3896.16-3896.33" */
  wire [2:0] \rules_27.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_27 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3897.16-3897.34" */
  wire [1:0] \rules_27.io_Chan2_in_0_Data ;
  /* hdlname = "rules_27 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3898.16-3898.33" */
  wire [2:0] \rules_27.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_27 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3899.16-3899.34" */
  wire [1:0] \rules_27.io_Chan2_in_1_Data ;
  /* hdlname = "rules_27 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3900.16-3900.33" */
  wire [2:0] \rules_27.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_27 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3901.16-3901.34" */
  wire [1:0] \rules_27.io_Chan2_in_2_Data ;
  /* hdlname = "rules_27 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3902.16-3902.33" */
  wire [2:0] \rules_27.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_27 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3903.16-3903.34" */
  wire [1:0] \rules_27.io_Chan2_in_3_Data ;
  /* hdlname = "rules_27 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3904.16-3904.34" */
  wire [2:0] \rules_27.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_27 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3905.16-3905.35" */
  wire [1:0] \rules_27.io_Chan2_out_0_Data ;
  /* hdlname = "rules_27 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3906.16-3906.34" */
  wire [2:0] \rules_27.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_27 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3907.16-3907.35" */
  wire [1:0] \rules_27.io_Chan2_out_1_Data ;
  /* hdlname = "rules_27 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3908.16-3908.34" */
  wire [2:0] \rules_27.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_27 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3909.16-3909.35" */
  wire [1:0] \rules_27.io_Chan2_out_2_Data ;
  /* hdlname = "rules_27 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3910.16-3910.34" */
  wire [2:0] \rules_27.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_27 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3911.16-3911.35" */
  wire [1:0] \rules_27.io_Chan2_out_3_Data ;
  /* hdlname = "rules_27 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3912.16-3912.33" */
  wire [2:0] \rules_27.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_27 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3913.16-3913.34" */
  wire [1:0] \rules_27.io_Chan3_in_0_Data ;
  /* hdlname = "rules_27 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3914.16-3914.33" */
  wire [2:0] \rules_27.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_27 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3915.16-3915.34" */
  wire [1:0] \rules_27.io_Chan3_in_1_Data ;
  /* hdlname = "rules_27 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3916.16-3916.33" */
  wire [2:0] \rules_27.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_27 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3917.16-3917.34" */
  wire [1:0] \rules_27.io_Chan3_in_2_Data ;
  /* hdlname = "rules_27 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3918.16-3918.33" */
  wire [2:0] \rules_27.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_27 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3919.16-3919.34" */
  wire [1:0] \rules_27.io_Chan3_in_3_Data ;
  /* hdlname = "rules_27 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3920.16-3920.34" */
  wire [2:0] \rules_27.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_27 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3921.16-3921.35" */
  wire [1:0] \rules_27.io_Chan3_out_0_Data ;
  /* hdlname = "rules_27 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3922.16-3922.34" */
  wire [2:0] \rules_27.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_27 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3923.16-3923.35" */
  wire [1:0] \rules_27.io_Chan3_out_1_Data ;
  /* hdlname = "rules_27 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3924.16-3924.34" */
  wire [2:0] \rules_27.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_27 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3925.16-3925.35" */
  wire [1:0] \rules_27.io_Chan3_out_2_Data ;
  /* hdlname = "rules_27 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3926.16-3926.34" */
  wire [2:0] \rules_27.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_27 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3927.16-3927.35" */
  wire [1:0] \rules_27.io_Chan3_out_3_Data ;
  /* hdlname = "rules_27 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3946.16-3946.28" */
  wire [2:0] \rules_27.io_CurCmd_in ;
  /* hdlname = "rules_27 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3947.16-3947.29" */
  wire [2:0] \rules_27.io_CurCmd_out ;
  /* hdlname = "rules_27 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3948.16-3948.28" */
  wire [1:0] \rules_27.io_CurPtr_in ;
  /* hdlname = "rules_27 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3949.16-3949.29" */
  wire [1:0] \rules_27.io_CurPtr_out ;
  /* hdlname = "rules_27 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3944.16-3944.28" */
  wire \rules_27.io_ExGntd_in ;
  /* hdlname = "rules_27 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3945.16-3945.29" */
  wire \rules_27.io_ExGntd_out ;
  /* hdlname = "rules_27 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3928.16-3928.30" */
  wire \rules_27.io_InvSet_in_0 ;
  /* hdlname = "rules_27 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3929.16-3929.30" */
  wire \rules_27.io_InvSet_in_1 ;
  /* hdlname = "rules_27 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3930.16-3930.30" */
  wire \rules_27.io_InvSet_in_2 ;
  /* hdlname = "rules_27 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3931.16-3931.30" */
  wire \rules_27.io_InvSet_in_3 ;
  /* hdlname = "rules_27 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3932.16-3932.31" */
  wire \rules_27.io_InvSet_out_0 ;
  /* hdlname = "rules_27 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3933.16-3933.31" */
  wire \rules_27.io_InvSet_out_1 ;
  /* hdlname = "rules_27 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3934.16-3934.31" */
  wire \rules_27.io_InvSet_out_2 ;
  /* hdlname = "rules_27 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3935.16-3935.31" */
  wire \rules_27.io_InvSet_out_3 ;
  /* hdlname = "rules_27 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3950.16-3950.29" */
  wire [1:0] \rules_27.io_MemData_in ;
  /* hdlname = "rules_27 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3951.16-3951.30" */
  wire [1:0] \rules_27.io_MemData_out ;
  /* hdlname = "rules_27 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3936.16-3936.30" */
  wire \rules_27.io_ShrSet_in_0 ;
  /* hdlname = "rules_27 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3937.16-3937.30" */
  wire \rules_27.io_ShrSet_in_1 ;
  /* hdlname = "rules_27 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3938.16-3938.30" */
  wire \rules_27.io_ShrSet_in_2 ;
  /* hdlname = "rules_27 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3939.16-3939.30" */
  wire \rules_27.io_ShrSet_in_3 ;
  /* hdlname = "rules_27 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3940.16-3940.31" */
  wire \rules_27.io_ShrSet_out_0 ;
  /* hdlname = "rules_27 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3941.16-3941.31" */
  wire \rules_27.io_ShrSet_out_1 ;
  /* hdlname = "rules_27 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3942.16-3942.31" */
  wire \rules_27.io_ShrSet_out_2 ;
  /* hdlname = "rules_27 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3943.16-3943.31" */
  wire \rules_27.io_ShrSet_out_3 ;
  /* hdlname = "rules_27 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3863.16-3863.23" */
  wire \rules_27.io_en_r ;
  /* hdlname = "rules_27 v_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3955.9-3955.12" */
  wire \rules_27.v_0 ;
  /* hdlname = "rules_27 v_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3957.9-3957.12" */
  wire \rules_27.v_1 ;
  /* hdlname = "rules_27 v_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3959.9-3959.12" */
  wire \rules_27.v_2 ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8532.14-8532.36" */
  wire [1:0] rules_27_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8533.14-8533.37" */
  wire [1:0] rules_27_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8445.14-8445.41" */
  wire [1:0] rules_27_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8444.14-8444.42" */
  wire [1:0] rules_27_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8447.14-8447.41" */
  wire [1:0] rules_27_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8446.14-8446.42" */
  wire [1:0] rules_27_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8449.14-8449.41" */
  wire [1:0] rules_27_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8448.14-8448.42" */
  wire [1:0] rules_27_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8451.14-8451.41" */
  wire [1:0] rules_27_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8450.14-8450.42" */
  wire [1:0] rules_27_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8453.14-8453.42" */
  wire [1:0] rules_27_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8452.14-8452.43" */
  wire [1:0] rules_27_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8455.14-8455.42" */
  wire [1:0] rules_27_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8454.14-8454.43" */
  wire [1:0] rules_27_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8457.14-8457.42" */
  wire [1:0] rules_27_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8456.14-8456.43" */
  wire [1:0] rules_27_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8459.14-8459.42" */
  wire [1:0] rules_27_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8458.14-8458.43" */
  wire [1:0] rules_27_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8460.14-8460.40" */
  wire [2:0] rules_27_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8461.14-8461.41" */
  wire [1:0] rules_27_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8462.14-8462.40" */
  wire [2:0] rules_27_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8463.14-8463.41" */
  wire [1:0] rules_27_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8464.14-8464.40" */
  wire [2:0] rules_27_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8465.14-8465.41" */
  wire [1:0] rules_27_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8466.14-8466.40" */
  wire [2:0] rules_27_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8467.14-8467.41" */
  wire [1:0] rules_27_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8468.14-8468.41" */
  wire [2:0] rules_27_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8469.14-8469.42" */
  wire [1:0] rules_27_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8470.14-8470.41" */
  wire [2:0] rules_27_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8471.14-8471.42" */
  wire [1:0] rules_27_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8472.14-8472.41" */
  wire [2:0] rules_27_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8473.14-8473.42" */
  wire [1:0] rules_27_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8474.14-8474.41" */
  wire [2:0] rules_27_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8475.14-8475.42" */
  wire [1:0] rules_27_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8476.14-8476.40" */
  wire [2:0] rules_27_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8477.14-8477.41" */
  wire [1:0] rules_27_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8478.14-8478.40" */
  wire [2:0] rules_27_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8479.14-8479.41" */
  wire [1:0] rules_27_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8480.14-8480.40" */
  wire [2:0] rules_27_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8481.14-8481.41" */
  wire [1:0] rules_27_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8482.14-8482.40" */
  wire [2:0] rules_27_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8483.14-8483.41" */
  wire [1:0] rules_27_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8484.14-8484.41" */
  wire [2:0] rules_27_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8485.14-8485.42" */
  wire [1:0] rules_27_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8486.14-8486.41" */
  wire [2:0] rules_27_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8487.14-8487.42" */
  wire [1:0] rules_27_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8488.14-8488.41" */
  wire [2:0] rules_27_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8489.14-8489.42" */
  wire [1:0] rules_27_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8490.14-8490.41" */
  wire [2:0] rules_27_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8491.14-8491.42" */
  wire [1:0] rules_27_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8492.14-8492.40" */
  wire [2:0] rules_27_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8493.14-8493.41" */
  wire [1:0] rules_27_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8494.14-8494.40" */
  wire [2:0] rules_27_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8495.14-8495.41" */
  wire [1:0] rules_27_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8496.14-8496.40" */
  wire [2:0] rules_27_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8497.14-8497.41" */
  wire [1:0] rules_27_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8498.14-8498.40" */
  wire [2:0] rules_27_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8499.14-8499.41" */
  wire [1:0] rules_27_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8500.14-8500.41" */
  wire [2:0] rules_27_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8501.14-8501.42" */
  wire [1:0] rules_27_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8502.14-8502.41" */
  wire [2:0] rules_27_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8503.14-8503.42" */
  wire [1:0] rules_27_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8504.14-8504.41" */
  wire [2:0] rules_27_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8505.14-8505.42" */
  wire [1:0] rules_27_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8506.14-8506.41" */
  wire [2:0] rules_27_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8507.14-8507.42" */
  wire [1:0] rules_27_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8526.14-8526.35" */
  wire [2:0] rules_27_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8527.14-8527.36" */
  wire [2:0] rules_27_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8528.14-8528.35" */
  wire [1:0] rules_27_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8529.14-8529.36" */
  wire [1:0] rules_27_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8524.9-8524.30" */
  wire rules_27_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8525.9-8525.31" */
  wire rules_27_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8508.9-8508.32" */
  wire rules_27_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8509.9-8509.32" */
  wire rules_27_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8510.9-8510.32" */
  wire rules_27_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8511.9-8511.32" */
  wire rules_27_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8512.9-8512.33" */
  wire rules_27_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8513.9-8513.33" */
  wire rules_27_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8514.9-8514.33" */
  wire rules_27_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8515.9-8515.33" */
  wire rules_27_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8530.14-8530.36" */
  wire [1:0] rules_27_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8531.14-8531.37" */
  wire [1:0] rules_27_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8516.9-8516.32" */
  wire rules_27_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8517.9-8517.32" */
  wire rules_27_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8518.9-8518.32" */
  wire rules_27_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8519.9-8519.32" */
  wire rules_27_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8520.9-8520.33" */
  wire rules_27_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8521.9-8521.33" */
  wire rules_27_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8522.9-8522.33" */
  wire rules_27_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8523.9-8523.33" */
  wire rules_27_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8443.9-8443.25" */
  wire rules_27_io_en_r;
  /* hdlname = "rules_28 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.14-4114.20" */
  wire [2:0] \rules_28._GEN_0 ;
  /* hdlname = "rules_28 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.14-4116.20" */
  wire [1:0] \rules_28._GEN_1 ;
  /* hdlname = "rules_28 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.9-4118.15" */
  wire \rules_28._GEN_2 ;
  /* hdlname = "rules_28 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.9-4120.15" */
  wire \rules_28._GEN_3 ;
  /* hdlname = "rules_28 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.14-4122.20" */
  wire [2:0] \rules_28._GEN_4 ;
  /* hdlname = "rules_28 _v_1_T" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4110.9-4110.15" */
  wire \rules_28._v_1_T ;
  /* hdlname = "rules_28 _v_2_T" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4112.9-4112.15" */
  wire \rules_28._v_2_T ;
  /* hdlname = "rules_28 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4106.16-4106.29" */
  wire [1:0] \rules_28.io_AuxData_in ;
  /* hdlname = "rules_28 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4107.16-4107.30" */
  wire [1:0] \rules_28.io_AuxData_out ;
  /* hdlname = "rules_28 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4019.16-4019.34" */
  wire [1:0] \rules_28.io_Cache_in_0_Data ;
  /* hdlname = "rules_28 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4018.16-4018.35" */
  wire [1:0] \rules_28.io_Cache_in_0_State ;
  /* hdlname = "rules_28 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4021.16-4021.34" */
  wire [1:0] \rules_28.io_Cache_in_1_Data ;
  /* hdlname = "rules_28 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4020.16-4020.35" */
  wire [1:0] \rules_28.io_Cache_in_1_State ;
  /* hdlname = "rules_28 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4023.16-4023.34" */
  wire [1:0] \rules_28.io_Cache_in_2_Data ;
  /* hdlname = "rules_28 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4022.16-4022.35" */
  wire [1:0] \rules_28.io_Cache_in_2_State ;
  /* hdlname = "rules_28 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4025.16-4025.34" */
  wire [1:0] \rules_28.io_Cache_in_3_Data ;
  /* hdlname = "rules_28 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4024.16-4024.35" */
  wire [1:0] \rules_28.io_Cache_in_3_State ;
  /* hdlname = "rules_28 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4027.16-4027.35" */
  wire [1:0] \rules_28.io_Cache_out_0_Data ;
  /* hdlname = "rules_28 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4026.16-4026.36" */
  wire [1:0] \rules_28.io_Cache_out_0_State ;
  /* hdlname = "rules_28 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4029.16-4029.35" */
  wire [1:0] \rules_28.io_Cache_out_1_Data ;
  /* hdlname = "rules_28 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4028.16-4028.36" */
  wire [1:0] \rules_28.io_Cache_out_1_State ;
  /* hdlname = "rules_28 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4031.16-4031.35" */
  wire [1:0] \rules_28.io_Cache_out_2_Data ;
  /* hdlname = "rules_28 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4030.16-4030.36" */
  wire [1:0] \rules_28.io_Cache_out_2_State ;
  /* hdlname = "rules_28 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4033.16-4033.35" */
  wire [1:0] \rules_28.io_Cache_out_3_Data ;
  /* hdlname = "rules_28 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4032.16-4032.36" */
  wire [1:0] \rules_28.io_Cache_out_3_State ;
  /* hdlname = "rules_28 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4034.16-4034.33" */
  wire [2:0] \rules_28.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_28 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4035.16-4035.34" */
  wire [1:0] \rules_28.io_Chan1_in_0_Data ;
  /* hdlname = "rules_28 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4036.16-4036.33" */
  wire [2:0] \rules_28.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_28 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4037.16-4037.34" */
  wire [1:0] \rules_28.io_Chan1_in_1_Data ;
  /* hdlname = "rules_28 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4038.16-4038.33" */
  wire [2:0] \rules_28.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_28 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4039.16-4039.34" */
  wire [1:0] \rules_28.io_Chan1_in_2_Data ;
  /* hdlname = "rules_28 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4040.16-4040.33" */
  wire [2:0] \rules_28.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_28 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4041.16-4041.34" */
  wire [1:0] \rules_28.io_Chan1_in_3_Data ;
  /* hdlname = "rules_28 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4042.16-4042.34" */
  wire [2:0] \rules_28.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_28 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4043.16-4043.35" */
  wire [1:0] \rules_28.io_Chan1_out_0_Data ;
  /* hdlname = "rules_28 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4044.16-4044.34" */
  wire [2:0] \rules_28.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_28 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4045.16-4045.35" */
  wire [1:0] \rules_28.io_Chan1_out_1_Data ;
  /* hdlname = "rules_28 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4046.16-4046.34" */
  wire [2:0] \rules_28.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_28 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4047.16-4047.35" */
  wire [1:0] \rules_28.io_Chan1_out_2_Data ;
  /* hdlname = "rules_28 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4048.16-4048.34" */
  wire [2:0] \rules_28.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_28 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4049.16-4049.35" */
  wire [1:0] \rules_28.io_Chan1_out_3_Data ;
  /* hdlname = "rules_28 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4050.16-4050.33" */
  wire [2:0] \rules_28.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_28 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4051.16-4051.34" */
  wire [1:0] \rules_28.io_Chan2_in_0_Data ;
  /* hdlname = "rules_28 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4052.16-4052.33" */
  wire [2:0] \rules_28.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_28 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4053.16-4053.34" */
  wire [1:0] \rules_28.io_Chan2_in_1_Data ;
  /* hdlname = "rules_28 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4054.16-4054.33" */
  wire [2:0] \rules_28.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_28 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4055.16-4055.34" */
  wire [1:0] \rules_28.io_Chan2_in_2_Data ;
  /* hdlname = "rules_28 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4056.16-4056.33" */
  wire [2:0] \rules_28.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_28 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4057.16-4057.34" */
  wire [1:0] \rules_28.io_Chan2_in_3_Data ;
  /* hdlname = "rules_28 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4058.16-4058.34" */
  wire [2:0] \rules_28.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_28 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4059.16-4059.35" */
  wire [1:0] \rules_28.io_Chan2_out_0_Data ;
  /* hdlname = "rules_28 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4060.16-4060.34" */
  wire [2:0] \rules_28.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_28 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4061.16-4061.35" */
  wire [1:0] \rules_28.io_Chan2_out_1_Data ;
  /* hdlname = "rules_28 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4062.16-4062.34" */
  wire [2:0] \rules_28.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_28 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4063.16-4063.35" */
  wire [1:0] \rules_28.io_Chan2_out_2_Data ;
  /* hdlname = "rules_28 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4064.16-4064.34" */
  wire [2:0] \rules_28.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_28 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4065.16-4065.35" */
  wire [1:0] \rules_28.io_Chan2_out_3_Data ;
  /* hdlname = "rules_28 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4066.16-4066.33" */
  wire [2:0] \rules_28.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_28 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4067.16-4067.34" */
  wire [1:0] \rules_28.io_Chan3_in_0_Data ;
  /* hdlname = "rules_28 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4068.16-4068.33" */
  wire [2:0] \rules_28.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_28 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4069.16-4069.34" */
  wire [1:0] \rules_28.io_Chan3_in_1_Data ;
  /* hdlname = "rules_28 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4070.16-4070.33" */
  wire [2:0] \rules_28.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_28 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4071.16-4071.34" */
  wire [1:0] \rules_28.io_Chan3_in_2_Data ;
  /* hdlname = "rules_28 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4072.16-4072.33" */
  wire [2:0] \rules_28.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_28 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4073.16-4073.34" */
  wire [1:0] \rules_28.io_Chan3_in_3_Data ;
  /* hdlname = "rules_28 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4074.16-4074.34" */
  wire [2:0] \rules_28.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_28 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4075.16-4075.35" */
  wire [1:0] \rules_28.io_Chan3_out_0_Data ;
  /* hdlname = "rules_28 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4076.16-4076.34" */
  wire [2:0] \rules_28.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_28 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4077.16-4077.35" */
  wire [1:0] \rules_28.io_Chan3_out_1_Data ;
  /* hdlname = "rules_28 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4078.16-4078.34" */
  wire [2:0] \rules_28.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_28 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4079.16-4079.35" */
  wire [1:0] \rules_28.io_Chan3_out_2_Data ;
  /* hdlname = "rules_28 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4080.16-4080.34" */
  wire [2:0] \rules_28.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_28 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4081.16-4081.35" */
  wire [1:0] \rules_28.io_Chan3_out_3_Data ;
  /* hdlname = "rules_28 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4100.16-4100.28" */
  wire [2:0] \rules_28.io_CurCmd_in ;
  /* hdlname = "rules_28 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4101.16-4101.29" */
  wire [2:0] \rules_28.io_CurCmd_out ;
  /* hdlname = "rules_28 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4102.16-4102.28" */
  wire [1:0] \rules_28.io_CurPtr_in ;
  /* hdlname = "rules_28 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4103.16-4103.29" */
  wire [1:0] \rules_28.io_CurPtr_out ;
  /* hdlname = "rules_28 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4098.16-4098.28" */
  wire \rules_28.io_ExGntd_in ;
  /* hdlname = "rules_28 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4099.16-4099.29" */
  wire \rules_28.io_ExGntd_out ;
  /* hdlname = "rules_28 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4082.16-4082.30" */
  wire \rules_28.io_InvSet_in_0 ;
  /* hdlname = "rules_28 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4083.16-4083.30" */
  wire \rules_28.io_InvSet_in_1 ;
  /* hdlname = "rules_28 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4084.16-4084.30" */
  wire \rules_28.io_InvSet_in_2 ;
  /* hdlname = "rules_28 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4085.16-4085.30" */
  wire \rules_28.io_InvSet_in_3 ;
  /* hdlname = "rules_28 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4086.16-4086.31" */
  wire \rules_28.io_InvSet_out_0 ;
  /* hdlname = "rules_28 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4087.16-4087.31" */
  wire \rules_28.io_InvSet_out_1 ;
  /* hdlname = "rules_28 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4088.16-4088.31" */
  wire \rules_28.io_InvSet_out_2 ;
  /* hdlname = "rules_28 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4089.16-4089.31" */
  wire \rules_28.io_InvSet_out_3 ;
  /* hdlname = "rules_28 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4104.16-4104.29" */
  wire [1:0] \rules_28.io_MemData_in ;
  /* hdlname = "rules_28 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4105.16-4105.30" */
  wire [1:0] \rules_28.io_MemData_out ;
  /* hdlname = "rules_28 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4090.16-4090.30" */
  wire \rules_28.io_ShrSet_in_0 ;
  /* hdlname = "rules_28 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4091.16-4091.30" */
  wire \rules_28.io_ShrSet_in_1 ;
  /* hdlname = "rules_28 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4092.16-4092.30" */
  wire \rules_28.io_ShrSet_in_2 ;
  /* hdlname = "rules_28 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4093.16-4093.30" */
  wire \rules_28.io_ShrSet_in_3 ;
  /* hdlname = "rules_28 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4094.16-4094.31" */
  wire \rules_28.io_ShrSet_out_0 ;
  /* hdlname = "rules_28 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4095.16-4095.31" */
  wire \rules_28.io_ShrSet_out_1 ;
  /* hdlname = "rules_28 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4096.16-4096.31" */
  wire \rules_28.io_ShrSet_out_2 ;
  /* hdlname = "rules_28 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4097.16-4097.31" */
  wire \rules_28.io_ShrSet_out_3 ;
  /* hdlname = "rules_28 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4017.16-4017.23" */
  wire \rules_28.io_en_r ;
  /* hdlname = "rules_28 v_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4109.9-4109.12" */
  wire \rules_28.v_0 ;
  /* hdlname = "rules_28 v_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4111.9-4111.12" */
  wire \rules_28.v_1 ;
  /* hdlname = "rules_28 v_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4113.9-4113.12" */
  wire \rules_28.v_2 ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8623.14-8623.36" */
  wire [1:0] rules_28_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8624.14-8624.37" */
  wire [1:0] rules_28_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8536.14-8536.41" */
  wire [1:0] rules_28_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8535.14-8535.42" */
  wire [1:0] rules_28_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8538.14-8538.41" */
  wire [1:0] rules_28_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8537.14-8537.42" */
  wire [1:0] rules_28_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8540.14-8540.41" */
  wire [1:0] rules_28_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8539.14-8539.42" */
  wire [1:0] rules_28_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8542.14-8542.41" */
  wire [1:0] rules_28_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8541.14-8541.42" */
  wire [1:0] rules_28_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8544.14-8544.42" */
  wire [1:0] rules_28_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8543.14-8543.43" */
  wire [1:0] rules_28_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8546.14-8546.42" */
  wire [1:0] rules_28_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8545.14-8545.43" */
  wire [1:0] rules_28_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8548.14-8548.42" */
  wire [1:0] rules_28_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8547.14-8547.43" */
  wire [1:0] rules_28_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8550.14-8550.42" */
  wire [1:0] rules_28_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8549.14-8549.43" */
  wire [1:0] rules_28_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8551.14-8551.40" */
  wire [2:0] rules_28_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8552.14-8552.41" */
  wire [1:0] rules_28_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8553.14-8553.40" */
  wire [2:0] rules_28_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8554.14-8554.41" */
  wire [1:0] rules_28_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8555.14-8555.40" */
  wire [2:0] rules_28_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8556.14-8556.41" */
  wire [1:0] rules_28_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8557.14-8557.40" */
  wire [2:0] rules_28_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8558.14-8558.41" */
  wire [1:0] rules_28_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8559.14-8559.41" */
  wire [2:0] rules_28_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8560.14-8560.42" */
  wire [1:0] rules_28_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8561.14-8561.41" */
  wire [2:0] rules_28_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8562.14-8562.42" */
  wire [1:0] rules_28_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8563.14-8563.41" */
  wire [2:0] rules_28_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8564.14-8564.42" */
  wire [1:0] rules_28_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8565.14-8565.41" */
  wire [2:0] rules_28_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8566.14-8566.42" */
  wire [1:0] rules_28_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8567.14-8567.40" */
  wire [2:0] rules_28_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8568.14-8568.41" */
  wire [1:0] rules_28_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8569.14-8569.40" */
  wire [2:0] rules_28_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8570.14-8570.41" */
  wire [1:0] rules_28_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8571.14-8571.40" */
  wire [2:0] rules_28_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8572.14-8572.41" */
  wire [1:0] rules_28_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8573.14-8573.40" */
  wire [2:0] rules_28_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8574.14-8574.41" */
  wire [1:0] rules_28_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8575.14-8575.41" */
  wire [2:0] rules_28_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8576.14-8576.42" */
  wire [1:0] rules_28_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8577.14-8577.41" */
  wire [2:0] rules_28_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8578.14-8578.42" */
  wire [1:0] rules_28_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8579.14-8579.41" */
  wire [2:0] rules_28_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8580.14-8580.42" */
  wire [1:0] rules_28_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8581.14-8581.41" */
  wire [2:0] rules_28_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8582.14-8582.42" */
  wire [1:0] rules_28_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8583.14-8583.40" */
  wire [2:0] rules_28_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8584.14-8584.41" */
  wire [1:0] rules_28_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8585.14-8585.40" */
  wire [2:0] rules_28_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8586.14-8586.41" */
  wire [1:0] rules_28_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8587.14-8587.40" */
  wire [2:0] rules_28_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8588.14-8588.41" */
  wire [1:0] rules_28_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8589.14-8589.40" */
  wire [2:0] rules_28_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8590.14-8590.41" */
  wire [1:0] rules_28_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8591.14-8591.41" */
  wire [2:0] rules_28_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8592.14-8592.42" */
  wire [1:0] rules_28_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8593.14-8593.41" */
  wire [2:0] rules_28_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8594.14-8594.42" */
  wire [1:0] rules_28_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8595.14-8595.41" */
  wire [2:0] rules_28_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8596.14-8596.42" */
  wire [1:0] rules_28_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8597.14-8597.41" */
  wire [2:0] rules_28_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8598.14-8598.42" */
  wire [1:0] rules_28_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8617.14-8617.35" */
  wire [2:0] rules_28_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8618.14-8618.36" */
  wire [2:0] rules_28_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8619.14-8619.35" */
  wire [1:0] rules_28_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8620.14-8620.36" */
  wire [1:0] rules_28_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8615.9-8615.30" */
  wire rules_28_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8616.9-8616.31" */
  wire rules_28_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8599.9-8599.32" */
  wire rules_28_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8600.9-8600.32" */
  wire rules_28_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8601.9-8601.32" */
  wire rules_28_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8602.9-8602.32" */
  wire rules_28_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8603.9-8603.33" */
  wire rules_28_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8604.9-8604.33" */
  wire rules_28_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8605.9-8605.33" */
  wire rules_28_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8606.9-8606.33" */
  wire rules_28_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8621.14-8621.36" */
  wire [1:0] rules_28_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8622.14-8622.37" */
  wire [1:0] rules_28_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8607.9-8607.32" */
  wire rules_28_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8608.9-8608.32" */
  wire rules_28_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8609.9-8609.32" */
  wire rules_28_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8610.9-8610.32" */
  wire rules_28_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8611.9-8611.33" */
  wire rules_28_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8612.9-8612.33" */
  wire rules_28_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8613.9-8613.33" */
  wire rules_28_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8614.9-8614.33" */
  wire rules_28_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8534.9-8534.25" */
  wire rules_28_io_en_r;
  /* hdlname = "rules_29 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4263.14-4263.20" */
  wire [1:0] \rules_29._GEN_0 ;
  /* hdlname = "rules_29 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4264.14-4264.20" */
  wire [1:0] \rules_29._GEN_1 ;
  /* hdlname = "rules_29 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4265.14-4265.20" */
  wire [2:0] \rules_29._GEN_2 ;
  /* hdlname = "rules_29 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4260.16-4260.29" */
  wire [1:0] \rules_29.io_AuxData_in ;
  /* hdlname = "rules_29 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4261.16-4261.30" */
  wire [1:0] \rules_29.io_AuxData_out ;
  /* hdlname = "rules_29 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4173.16-4173.34" */
  wire [1:0] \rules_29.io_Cache_in_0_Data ;
  /* hdlname = "rules_29 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4172.16-4172.35" */
  wire [1:0] \rules_29.io_Cache_in_0_State ;
  /* hdlname = "rules_29 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4175.16-4175.34" */
  wire [1:0] \rules_29.io_Cache_in_1_Data ;
  /* hdlname = "rules_29 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4174.16-4174.35" */
  wire [1:0] \rules_29.io_Cache_in_1_State ;
  /* hdlname = "rules_29 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4177.16-4177.34" */
  wire [1:0] \rules_29.io_Cache_in_2_Data ;
  /* hdlname = "rules_29 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4176.16-4176.35" */
  wire [1:0] \rules_29.io_Cache_in_2_State ;
  /* hdlname = "rules_29 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4179.16-4179.34" */
  wire [1:0] \rules_29.io_Cache_in_3_Data ;
  /* hdlname = "rules_29 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4178.16-4178.35" */
  wire [1:0] \rules_29.io_Cache_in_3_State ;
  /* hdlname = "rules_29 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4181.16-4181.35" */
  wire [1:0] \rules_29.io_Cache_out_0_Data ;
  /* hdlname = "rules_29 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4180.16-4180.36" */
  wire [1:0] \rules_29.io_Cache_out_0_State ;
  /* hdlname = "rules_29 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4183.16-4183.35" */
  wire [1:0] \rules_29.io_Cache_out_1_Data ;
  /* hdlname = "rules_29 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4182.16-4182.36" */
  wire [1:0] \rules_29.io_Cache_out_1_State ;
  /* hdlname = "rules_29 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4185.16-4185.35" */
  wire [1:0] \rules_29.io_Cache_out_2_Data ;
  /* hdlname = "rules_29 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4184.16-4184.36" */
  wire [1:0] \rules_29.io_Cache_out_2_State ;
  /* hdlname = "rules_29 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4187.16-4187.35" */
  wire [1:0] \rules_29.io_Cache_out_3_Data ;
  /* hdlname = "rules_29 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4186.16-4186.36" */
  wire [1:0] \rules_29.io_Cache_out_3_State ;
  /* hdlname = "rules_29 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4188.16-4188.33" */
  wire [2:0] \rules_29.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_29 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4189.16-4189.34" */
  wire [1:0] \rules_29.io_Chan1_in_0_Data ;
  /* hdlname = "rules_29 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4190.16-4190.33" */
  wire [2:0] \rules_29.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_29 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4191.16-4191.34" */
  wire [1:0] \rules_29.io_Chan1_in_1_Data ;
  /* hdlname = "rules_29 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4192.16-4192.33" */
  wire [2:0] \rules_29.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_29 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4193.16-4193.34" */
  wire [1:0] \rules_29.io_Chan1_in_2_Data ;
  /* hdlname = "rules_29 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4194.16-4194.33" */
  wire [2:0] \rules_29.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_29 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4195.16-4195.34" */
  wire [1:0] \rules_29.io_Chan1_in_3_Data ;
  /* hdlname = "rules_29 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4196.16-4196.34" */
  wire [2:0] \rules_29.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_29 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4197.16-4197.35" */
  wire [1:0] \rules_29.io_Chan1_out_0_Data ;
  /* hdlname = "rules_29 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4198.16-4198.34" */
  wire [2:0] \rules_29.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_29 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4199.16-4199.35" */
  wire [1:0] \rules_29.io_Chan1_out_1_Data ;
  /* hdlname = "rules_29 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4200.16-4200.34" */
  wire [2:0] \rules_29.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_29 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4201.16-4201.35" */
  wire [1:0] \rules_29.io_Chan1_out_2_Data ;
  /* hdlname = "rules_29 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4202.16-4202.34" */
  wire [2:0] \rules_29.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_29 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4203.16-4203.35" */
  wire [1:0] \rules_29.io_Chan1_out_3_Data ;
  /* hdlname = "rules_29 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4204.16-4204.33" */
  wire [2:0] \rules_29.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_29 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4205.16-4205.34" */
  wire [1:0] \rules_29.io_Chan2_in_0_Data ;
  /* hdlname = "rules_29 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4206.16-4206.33" */
  wire [2:0] \rules_29.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_29 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4207.16-4207.34" */
  wire [1:0] \rules_29.io_Chan2_in_1_Data ;
  /* hdlname = "rules_29 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4208.16-4208.33" */
  wire [2:0] \rules_29.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_29 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4209.16-4209.34" */
  wire [1:0] \rules_29.io_Chan2_in_2_Data ;
  /* hdlname = "rules_29 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4210.16-4210.33" */
  wire [2:0] \rules_29.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_29 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4211.16-4211.34" */
  wire [1:0] \rules_29.io_Chan2_in_3_Data ;
  /* hdlname = "rules_29 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4212.16-4212.34" */
  wire [2:0] \rules_29.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_29 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4213.16-4213.35" */
  wire [1:0] \rules_29.io_Chan2_out_0_Data ;
  /* hdlname = "rules_29 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4214.16-4214.34" */
  wire [2:0] \rules_29.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_29 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4215.16-4215.35" */
  wire [1:0] \rules_29.io_Chan2_out_1_Data ;
  /* hdlname = "rules_29 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4216.16-4216.34" */
  wire [2:0] \rules_29.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_29 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4217.16-4217.35" */
  wire [1:0] \rules_29.io_Chan2_out_2_Data ;
  /* hdlname = "rules_29 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4218.16-4218.34" */
  wire [2:0] \rules_29.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_29 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4219.16-4219.35" */
  wire [1:0] \rules_29.io_Chan2_out_3_Data ;
  /* hdlname = "rules_29 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4220.16-4220.33" */
  wire [2:0] \rules_29.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_29 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4221.16-4221.34" */
  wire [1:0] \rules_29.io_Chan3_in_0_Data ;
  /* hdlname = "rules_29 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4222.16-4222.33" */
  wire [2:0] \rules_29.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_29 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4223.16-4223.34" */
  wire [1:0] \rules_29.io_Chan3_in_1_Data ;
  /* hdlname = "rules_29 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4224.16-4224.33" */
  wire [2:0] \rules_29.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_29 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4225.16-4225.34" */
  wire [1:0] \rules_29.io_Chan3_in_2_Data ;
  /* hdlname = "rules_29 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4226.16-4226.33" */
  wire [2:0] \rules_29.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_29 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4227.16-4227.34" */
  wire [1:0] \rules_29.io_Chan3_in_3_Data ;
  /* hdlname = "rules_29 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4228.16-4228.34" */
  wire [2:0] \rules_29.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_29 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4229.16-4229.35" */
  wire [1:0] \rules_29.io_Chan3_out_0_Data ;
  /* hdlname = "rules_29 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4230.16-4230.34" */
  wire [2:0] \rules_29.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_29 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4231.16-4231.35" */
  wire [1:0] \rules_29.io_Chan3_out_1_Data ;
  /* hdlname = "rules_29 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4232.16-4232.34" */
  wire [2:0] \rules_29.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_29 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4233.16-4233.35" */
  wire [1:0] \rules_29.io_Chan3_out_2_Data ;
  /* hdlname = "rules_29 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4234.16-4234.34" */
  wire [2:0] \rules_29.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_29 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4235.16-4235.35" */
  wire [1:0] \rules_29.io_Chan3_out_3_Data ;
  /* hdlname = "rules_29 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4254.16-4254.28" */
  wire [2:0] \rules_29.io_CurCmd_in ;
  /* hdlname = "rules_29 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4255.16-4255.29" */
  wire [2:0] \rules_29.io_CurCmd_out ;
  /* hdlname = "rules_29 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4256.16-4256.28" */
  wire [1:0] \rules_29.io_CurPtr_in ;
  /* hdlname = "rules_29 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4257.16-4257.29" */
  wire [1:0] \rules_29.io_CurPtr_out ;
  /* hdlname = "rules_29 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4252.16-4252.28" */
  wire \rules_29.io_ExGntd_in ;
  /* hdlname = "rules_29 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4253.16-4253.29" */
  wire \rules_29.io_ExGntd_out ;
  /* hdlname = "rules_29 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4236.16-4236.30" */
  wire \rules_29.io_InvSet_in_0 ;
  /* hdlname = "rules_29 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4237.16-4237.30" */
  wire \rules_29.io_InvSet_in_1 ;
  /* hdlname = "rules_29 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4238.16-4238.30" */
  wire \rules_29.io_InvSet_in_2 ;
  /* hdlname = "rules_29 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4239.16-4239.30" */
  wire \rules_29.io_InvSet_in_3 ;
  /* hdlname = "rules_29 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4240.16-4240.31" */
  wire \rules_29.io_InvSet_out_0 ;
  /* hdlname = "rules_29 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4241.16-4241.31" */
  wire \rules_29.io_InvSet_out_1 ;
  /* hdlname = "rules_29 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4242.16-4242.31" */
  wire \rules_29.io_InvSet_out_2 ;
  /* hdlname = "rules_29 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4243.16-4243.31" */
  wire \rules_29.io_InvSet_out_3 ;
  /* hdlname = "rules_29 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4258.16-4258.29" */
  wire [1:0] \rules_29.io_MemData_in ;
  /* hdlname = "rules_29 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4259.16-4259.30" */
  wire [1:0] \rules_29.io_MemData_out ;
  /* hdlname = "rules_29 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4244.16-4244.30" */
  wire \rules_29.io_ShrSet_in_0 ;
  /* hdlname = "rules_29 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4245.16-4245.30" */
  wire \rules_29.io_ShrSet_in_1 ;
  /* hdlname = "rules_29 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4246.16-4246.30" */
  wire \rules_29.io_ShrSet_in_2 ;
  /* hdlname = "rules_29 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4247.16-4247.30" */
  wire \rules_29.io_ShrSet_in_3 ;
  /* hdlname = "rules_29 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4248.16-4248.31" */
  wire \rules_29.io_ShrSet_out_0 ;
  /* hdlname = "rules_29 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4249.16-4249.31" */
  wire \rules_29.io_ShrSet_out_1 ;
  /* hdlname = "rules_29 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4250.16-4250.31" */
  wire \rules_29.io_ShrSet_out_2 ;
  /* hdlname = "rules_29 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4251.16-4251.31" */
  wire \rules_29.io_ShrSet_out_3 ;
  /* hdlname = "rules_29 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4171.16-4171.23" */
  wire \rules_29.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8714.14-8714.36" */
  wire [1:0] rules_29_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8715.14-8715.37" */
  wire [1:0] rules_29_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8627.14-8627.41" */
  wire [1:0] rules_29_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8626.14-8626.42" */
  wire [1:0] rules_29_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8629.14-8629.41" */
  wire [1:0] rules_29_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8628.14-8628.42" */
  wire [1:0] rules_29_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8631.14-8631.41" */
  wire [1:0] rules_29_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8630.14-8630.42" */
  wire [1:0] rules_29_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8633.14-8633.41" */
  wire [1:0] rules_29_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8632.14-8632.42" */
  wire [1:0] rules_29_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8635.14-8635.42" */
  wire [1:0] rules_29_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8634.14-8634.43" */
  wire [1:0] rules_29_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8637.14-8637.42" */
  wire [1:0] rules_29_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8636.14-8636.43" */
  wire [1:0] rules_29_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8639.14-8639.42" */
  wire [1:0] rules_29_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8638.14-8638.43" */
  wire [1:0] rules_29_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8641.14-8641.42" */
  wire [1:0] rules_29_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8640.14-8640.43" */
  wire [1:0] rules_29_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8642.14-8642.40" */
  wire [2:0] rules_29_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8643.14-8643.41" */
  wire [1:0] rules_29_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8644.14-8644.40" */
  wire [2:0] rules_29_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8645.14-8645.41" */
  wire [1:0] rules_29_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8646.14-8646.40" */
  wire [2:0] rules_29_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8647.14-8647.41" */
  wire [1:0] rules_29_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8648.14-8648.40" */
  wire [2:0] rules_29_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8649.14-8649.41" */
  wire [1:0] rules_29_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8650.14-8650.41" */
  wire [2:0] rules_29_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8651.14-8651.42" */
  wire [1:0] rules_29_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8652.14-8652.41" */
  wire [2:0] rules_29_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8653.14-8653.42" */
  wire [1:0] rules_29_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8654.14-8654.41" */
  wire [2:0] rules_29_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8655.14-8655.42" */
  wire [1:0] rules_29_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8656.14-8656.41" */
  wire [2:0] rules_29_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8657.14-8657.42" */
  wire [1:0] rules_29_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8658.14-8658.40" */
  wire [2:0] rules_29_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8659.14-8659.41" */
  wire [1:0] rules_29_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8660.14-8660.40" */
  wire [2:0] rules_29_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8661.14-8661.41" */
  wire [1:0] rules_29_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8662.14-8662.40" */
  wire [2:0] rules_29_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8663.14-8663.41" */
  wire [1:0] rules_29_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8664.14-8664.40" */
  wire [2:0] rules_29_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8665.14-8665.41" */
  wire [1:0] rules_29_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8666.14-8666.41" */
  wire [2:0] rules_29_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8667.14-8667.42" */
  wire [1:0] rules_29_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8668.14-8668.41" */
  wire [2:0] rules_29_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8669.14-8669.42" */
  wire [1:0] rules_29_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8670.14-8670.41" */
  wire [2:0] rules_29_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8671.14-8671.42" */
  wire [1:0] rules_29_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8672.14-8672.41" */
  wire [2:0] rules_29_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8673.14-8673.42" */
  wire [1:0] rules_29_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8674.14-8674.40" */
  wire [2:0] rules_29_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8675.14-8675.41" */
  wire [1:0] rules_29_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8676.14-8676.40" */
  wire [2:0] rules_29_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8677.14-8677.41" */
  wire [1:0] rules_29_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8678.14-8678.40" */
  wire [2:0] rules_29_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8679.14-8679.41" */
  wire [1:0] rules_29_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8680.14-8680.40" */
  wire [2:0] rules_29_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8681.14-8681.41" */
  wire [1:0] rules_29_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8682.14-8682.41" */
  wire [2:0] rules_29_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8683.14-8683.42" */
  wire [1:0] rules_29_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8684.14-8684.41" */
  wire [2:0] rules_29_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8685.14-8685.42" */
  wire [1:0] rules_29_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8686.14-8686.41" */
  wire [2:0] rules_29_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8687.14-8687.42" */
  wire [1:0] rules_29_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8688.14-8688.41" */
  wire [2:0] rules_29_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8689.14-8689.42" */
  wire [1:0] rules_29_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8708.14-8708.35" */
  wire [2:0] rules_29_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8709.14-8709.36" */
  wire [2:0] rules_29_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8710.14-8710.35" */
  wire [1:0] rules_29_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8711.14-8711.36" */
  wire [1:0] rules_29_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8706.9-8706.30" */
  wire rules_29_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8707.9-8707.31" */
  wire rules_29_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8690.9-8690.32" */
  wire rules_29_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8691.9-8691.32" */
  wire rules_29_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8692.9-8692.32" */
  wire rules_29_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8693.9-8693.32" */
  wire rules_29_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8694.9-8694.33" */
  wire rules_29_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8695.9-8695.33" */
  wire rules_29_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8696.9-8696.33" */
  wire rules_29_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8697.9-8697.33" */
  wire rules_29_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8712.14-8712.36" */
  wire [1:0] rules_29_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8713.14-8713.37" */
  wire [1:0] rules_29_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8698.9-8698.32" */
  wire rules_29_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8699.9-8699.32" */
  wire rules_29_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8700.9-8700.32" */
  wire rules_29_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8701.9-8701.32" */
  wire rules_29_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8702.9-8702.33" */
  wire rules_29_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8703.9-8703.33" */
  wire rules_29_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8704.9-8704.33" */
  wire rules_29_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8705.9-8705.33" */
  wire rules_29_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8625.9-8625.25" */
  wire rules_29_io_en_r;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6257.14-6257.35" */
  wire [1:0] rules_2_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6258.14-6258.36" */
  wire [1:0] rules_2_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6170.14-6170.40" */
  wire [1:0] rules_2_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6169.14-6169.41" */
  wire [1:0] rules_2_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6172.14-6172.40" */
  wire [1:0] rules_2_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6171.14-6171.41" */
  wire [1:0] rules_2_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6174.14-6174.40" */
  wire [1:0] rules_2_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6173.14-6173.41" */
  wire [1:0] rules_2_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6176.14-6176.40" */
  wire [1:0] rules_2_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6175.14-6175.41" */
  wire [1:0] rules_2_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6178.14-6178.41" */
  wire [1:0] rules_2_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6177.14-6177.42" */
  wire [1:0] rules_2_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6180.14-6180.41" */
  wire [1:0] rules_2_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6179.14-6179.42" */
  wire [1:0] rules_2_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6182.14-6182.41" */
  wire [1:0] rules_2_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6181.14-6181.42" */
  wire [1:0] rules_2_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6184.14-6184.41" */
  wire [1:0] rules_2_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6183.14-6183.42" */
  wire [1:0] rules_2_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6185.14-6185.39" */
  wire [2:0] rules_2_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6186.14-6186.40" */
  wire [1:0] rules_2_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6187.14-6187.39" */
  wire [2:0] rules_2_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6188.14-6188.40" */
  wire [1:0] rules_2_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6189.14-6189.39" */
  wire [2:0] rules_2_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6190.14-6190.40" */
  wire [1:0] rules_2_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6191.14-6191.39" */
  wire [2:0] rules_2_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6192.14-6192.40" */
  wire [1:0] rules_2_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6193.14-6193.40" */
  wire [2:0] rules_2_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6194.14-6194.41" */
  wire [1:0] rules_2_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6195.14-6195.40" */
  wire [2:0] rules_2_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6196.14-6196.41" */
  wire [1:0] rules_2_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6197.14-6197.40" */
  wire [2:0] rules_2_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6198.14-6198.41" */
  wire [1:0] rules_2_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6199.14-6199.40" */
  wire [2:0] rules_2_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6200.14-6200.41" */
  wire [1:0] rules_2_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6201.14-6201.39" */
  wire [2:0] rules_2_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6202.14-6202.40" */
  wire [1:0] rules_2_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6203.14-6203.39" */
  wire [2:0] rules_2_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6204.14-6204.40" */
  wire [1:0] rules_2_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6205.14-6205.39" */
  wire [2:0] rules_2_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6206.14-6206.40" */
  wire [1:0] rules_2_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6207.14-6207.39" */
  wire [2:0] rules_2_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6208.14-6208.40" */
  wire [1:0] rules_2_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6209.14-6209.40" */
  wire [2:0] rules_2_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6210.14-6210.41" */
  wire [1:0] rules_2_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6211.14-6211.40" */
  wire [2:0] rules_2_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6212.14-6212.41" */
  wire [1:0] rules_2_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6213.14-6213.40" */
  wire [2:0] rules_2_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6214.14-6214.41" */
  wire [1:0] rules_2_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6215.14-6215.40" */
  wire [2:0] rules_2_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6216.14-6216.41" */
  wire [1:0] rules_2_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6217.14-6217.39" */
  wire [2:0] rules_2_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6218.14-6218.40" */
  wire [1:0] rules_2_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6219.14-6219.39" */
  wire [2:0] rules_2_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6220.14-6220.40" */
  wire [1:0] rules_2_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6221.14-6221.39" */
  wire [2:0] rules_2_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6222.14-6222.40" */
  wire [1:0] rules_2_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6223.14-6223.39" */
  wire [2:0] rules_2_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6224.14-6224.40" */
  wire [1:0] rules_2_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6225.14-6225.40" */
  wire [2:0] rules_2_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6226.14-6226.41" */
  wire [1:0] rules_2_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6227.14-6227.40" */
  wire [2:0] rules_2_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6228.14-6228.41" */
  wire [1:0] rules_2_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6229.14-6229.40" */
  wire [2:0] rules_2_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6230.14-6230.41" */
  wire [1:0] rules_2_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6231.14-6231.40" */
  wire [2:0] rules_2_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6232.14-6232.41" */
  wire [1:0] rules_2_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6251.14-6251.34" */
  wire [2:0] rules_2_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6252.14-6252.35" */
  wire [2:0] rules_2_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6253.14-6253.34" */
  wire [1:0] rules_2_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6254.14-6254.35" */
  wire [1:0] rules_2_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6249.9-6249.29" */
  wire rules_2_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6250.9-6250.30" */
  wire rules_2_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6233.9-6233.31" */
  wire rules_2_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6234.9-6234.31" */
  wire rules_2_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6235.9-6235.31" */
  wire rules_2_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6236.9-6236.31" */
  wire rules_2_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6237.9-6237.32" */
  wire rules_2_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6238.9-6238.32" */
  wire rules_2_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6239.9-6239.32" */
  wire rules_2_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6240.9-6240.32" */
  wire rules_2_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6255.14-6255.35" */
  wire [1:0] rules_2_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6256.14-6256.36" */
  wire [1:0] rules_2_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6241.9-6241.31" */
  wire rules_2_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6242.9-6242.31" */
  wire rules_2_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6243.9-6243.31" */
  wire rules_2_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6244.9-6244.31" */
  wire rules_2_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6245.9-6245.32" */
  wire rules_2_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6246.9-6246.32" */
  wire rules_2_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6247.9-6247.32" */
  wire rules_2_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6248.9-6248.32" */
  wire rules_2_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6168.9-6168.24" */
  wire rules_2_io_en_r;
  /* hdlname = "rules_3 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:513.14-513.20" */
  wire [1:0] \rules_3._GEN_0 ;
  /* hdlname = "rules_3 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:514.14-514.20" */
  wire [1:0] \rules_3._GEN_1 ;
  /* hdlname = "rules_3 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:510.16-510.29" */
  wire [1:0] \rules_3.io_AuxData_in ;
  /* hdlname = "rules_3 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:511.16-511.30" */
  wire [1:0] \rules_3.io_AuxData_out ;
  /* hdlname = "rules_3 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:423.16-423.34" */
  wire [1:0] \rules_3.io_Cache_in_0_Data ;
  /* hdlname = "rules_3 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:422.16-422.35" */
  wire [1:0] \rules_3.io_Cache_in_0_State ;
  /* hdlname = "rules_3 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:425.16-425.34" */
  wire [1:0] \rules_3.io_Cache_in_1_Data ;
  /* hdlname = "rules_3 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:424.16-424.35" */
  wire [1:0] \rules_3.io_Cache_in_1_State ;
  /* hdlname = "rules_3 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:427.16-427.34" */
  wire [1:0] \rules_3.io_Cache_in_2_Data ;
  /* hdlname = "rules_3 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:426.16-426.35" */
  wire [1:0] \rules_3.io_Cache_in_2_State ;
  /* hdlname = "rules_3 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:429.16-429.34" */
  wire [1:0] \rules_3.io_Cache_in_3_Data ;
  /* hdlname = "rules_3 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:428.16-428.35" */
  wire [1:0] \rules_3.io_Cache_in_3_State ;
  /* hdlname = "rules_3 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:431.16-431.35" */
  wire [1:0] \rules_3.io_Cache_out_0_Data ;
  /* hdlname = "rules_3 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:430.16-430.36" */
  wire [1:0] \rules_3.io_Cache_out_0_State ;
  /* hdlname = "rules_3 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:433.16-433.35" */
  wire [1:0] \rules_3.io_Cache_out_1_Data ;
  /* hdlname = "rules_3 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:432.16-432.36" */
  wire [1:0] \rules_3.io_Cache_out_1_State ;
  /* hdlname = "rules_3 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:435.16-435.35" */
  wire [1:0] \rules_3.io_Cache_out_2_Data ;
  /* hdlname = "rules_3 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:434.16-434.36" */
  wire [1:0] \rules_3.io_Cache_out_2_State ;
  /* hdlname = "rules_3 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:437.16-437.35" */
  wire [1:0] \rules_3.io_Cache_out_3_Data ;
  /* hdlname = "rules_3 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:436.16-436.36" */
  wire [1:0] \rules_3.io_Cache_out_3_State ;
  /* hdlname = "rules_3 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:438.16-438.33" */
  wire [2:0] \rules_3.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_3 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:439.16-439.34" */
  wire [1:0] \rules_3.io_Chan1_in_0_Data ;
  /* hdlname = "rules_3 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:440.16-440.33" */
  wire [2:0] \rules_3.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_3 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:441.16-441.34" */
  wire [1:0] \rules_3.io_Chan1_in_1_Data ;
  /* hdlname = "rules_3 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:442.16-442.33" */
  wire [2:0] \rules_3.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_3 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:443.16-443.34" */
  wire [1:0] \rules_3.io_Chan1_in_2_Data ;
  /* hdlname = "rules_3 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:444.16-444.33" */
  wire [2:0] \rules_3.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_3 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:445.16-445.34" */
  wire [1:0] \rules_3.io_Chan1_in_3_Data ;
  /* hdlname = "rules_3 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:446.16-446.34" */
  wire [2:0] \rules_3.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_3 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:447.16-447.35" */
  wire [1:0] \rules_3.io_Chan1_out_0_Data ;
  /* hdlname = "rules_3 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:448.16-448.34" */
  wire [2:0] \rules_3.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_3 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:449.16-449.35" */
  wire [1:0] \rules_3.io_Chan1_out_1_Data ;
  /* hdlname = "rules_3 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:450.16-450.34" */
  wire [2:0] \rules_3.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_3 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:451.16-451.35" */
  wire [1:0] \rules_3.io_Chan1_out_2_Data ;
  /* hdlname = "rules_3 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:452.16-452.34" */
  wire [2:0] \rules_3.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_3 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:453.16-453.35" */
  wire [1:0] \rules_3.io_Chan1_out_3_Data ;
  /* hdlname = "rules_3 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:454.16-454.33" */
  wire [2:0] \rules_3.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_3 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:455.16-455.34" */
  wire [1:0] \rules_3.io_Chan2_in_0_Data ;
  /* hdlname = "rules_3 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:456.16-456.33" */
  wire [2:0] \rules_3.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_3 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:457.16-457.34" */
  wire [1:0] \rules_3.io_Chan2_in_1_Data ;
  /* hdlname = "rules_3 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:458.16-458.33" */
  wire [2:0] \rules_3.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_3 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:459.16-459.34" */
  wire [1:0] \rules_3.io_Chan2_in_2_Data ;
  /* hdlname = "rules_3 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:460.16-460.33" */
  wire [2:0] \rules_3.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_3 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:461.16-461.34" */
  wire [1:0] \rules_3.io_Chan2_in_3_Data ;
  /* hdlname = "rules_3 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:462.16-462.34" */
  wire [2:0] \rules_3.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_3 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:463.16-463.35" */
  wire [1:0] \rules_3.io_Chan2_out_0_Data ;
  /* hdlname = "rules_3 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:464.16-464.34" */
  wire [2:0] \rules_3.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_3 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:465.16-465.35" */
  wire [1:0] \rules_3.io_Chan2_out_1_Data ;
  /* hdlname = "rules_3 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:466.16-466.34" */
  wire [2:0] \rules_3.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_3 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:467.16-467.35" */
  wire [1:0] \rules_3.io_Chan2_out_2_Data ;
  /* hdlname = "rules_3 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:468.16-468.34" */
  wire [2:0] \rules_3.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_3 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:469.16-469.35" */
  wire [1:0] \rules_3.io_Chan2_out_3_Data ;
  /* hdlname = "rules_3 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:470.16-470.33" */
  wire [2:0] \rules_3.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_3 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:471.16-471.34" */
  wire [1:0] \rules_3.io_Chan3_in_0_Data ;
  /* hdlname = "rules_3 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:472.16-472.33" */
  wire [2:0] \rules_3.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_3 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:473.16-473.34" */
  wire [1:0] \rules_3.io_Chan3_in_1_Data ;
  /* hdlname = "rules_3 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:474.16-474.33" */
  wire [2:0] \rules_3.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_3 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:475.16-475.34" */
  wire [1:0] \rules_3.io_Chan3_in_2_Data ;
  /* hdlname = "rules_3 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:476.16-476.33" */
  wire [2:0] \rules_3.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_3 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:477.16-477.34" */
  wire [1:0] \rules_3.io_Chan3_in_3_Data ;
  /* hdlname = "rules_3 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:478.16-478.34" */
  wire [2:0] \rules_3.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_3 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:479.16-479.35" */
  wire [1:0] \rules_3.io_Chan3_out_0_Data ;
  /* hdlname = "rules_3 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:480.16-480.34" */
  wire [2:0] \rules_3.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_3 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:481.16-481.35" */
  wire [1:0] \rules_3.io_Chan3_out_1_Data ;
  /* hdlname = "rules_3 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:482.16-482.34" */
  wire [2:0] \rules_3.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_3 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:483.16-483.35" */
  wire [1:0] \rules_3.io_Chan3_out_2_Data ;
  /* hdlname = "rules_3 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:484.16-484.34" */
  wire [2:0] \rules_3.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_3 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:485.16-485.35" */
  wire [1:0] \rules_3.io_Chan3_out_3_Data ;
  /* hdlname = "rules_3 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:504.16-504.28" */
  wire [2:0] \rules_3.io_CurCmd_in ;
  /* hdlname = "rules_3 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:505.16-505.29" */
  wire [2:0] \rules_3.io_CurCmd_out ;
  /* hdlname = "rules_3 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:506.16-506.28" */
  wire [1:0] \rules_3.io_CurPtr_in ;
  /* hdlname = "rules_3 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:507.16-507.29" */
  wire [1:0] \rules_3.io_CurPtr_out ;
  /* hdlname = "rules_3 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:502.16-502.28" */
  wire \rules_3.io_ExGntd_in ;
  /* hdlname = "rules_3 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:503.16-503.29" */
  wire \rules_3.io_ExGntd_out ;
  /* hdlname = "rules_3 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:486.16-486.30" */
  wire \rules_3.io_InvSet_in_0 ;
  /* hdlname = "rules_3 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:487.16-487.30" */
  wire \rules_3.io_InvSet_in_1 ;
  /* hdlname = "rules_3 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:488.16-488.30" */
  wire \rules_3.io_InvSet_in_2 ;
  /* hdlname = "rules_3 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:489.16-489.30" */
  wire \rules_3.io_InvSet_in_3 ;
  /* hdlname = "rules_3 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:490.16-490.31" */
  wire \rules_3.io_InvSet_out_0 ;
  /* hdlname = "rules_3 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:491.16-491.31" */
  wire \rules_3.io_InvSet_out_1 ;
  /* hdlname = "rules_3 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:492.16-492.31" */
  wire \rules_3.io_InvSet_out_2 ;
  /* hdlname = "rules_3 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:493.16-493.31" */
  wire \rules_3.io_InvSet_out_3 ;
  /* hdlname = "rules_3 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:508.16-508.29" */
  wire [1:0] \rules_3.io_MemData_in ;
  /* hdlname = "rules_3 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:509.16-509.30" */
  wire [1:0] \rules_3.io_MemData_out ;
  /* hdlname = "rules_3 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:494.16-494.30" */
  wire \rules_3.io_ShrSet_in_0 ;
  /* hdlname = "rules_3 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:495.16-495.30" */
  wire \rules_3.io_ShrSet_in_1 ;
  /* hdlname = "rules_3 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:496.16-496.30" */
  wire \rules_3.io_ShrSet_in_2 ;
  /* hdlname = "rules_3 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:497.16-497.30" */
  wire \rules_3.io_ShrSet_in_3 ;
  /* hdlname = "rules_3 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:498.16-498.31" */
  wire \rules_3.io_ShrSet_out_0 ;
  /* hdlname = "rules_3 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:499.16-499.31" */
  wire \rules_3.io_ShrSet_out_1 ;
  /* hdlname = "rules_3 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:500.16-500.31" */
  wire \rules_3.io_ShrSet_out_2 ;
  /* hdlname = "rules_3 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:501.16-501.31" */
  wire \rules_3.io_ShrSet_out_3 ;
  /* hdlname = "rules_3 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:421.16-421.23" */
  wire \rules_3.io_en_r ;
  /* hdlname = "rules_30 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4405.14-4405.20" */
  wire [1:0] \rules_30._GEN_0 ;
  /* hdlname = "rules_30 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4406.14-4406.20" */
  wire [1:0] \rules_30._GEN_1 ;
  /* hdlname = "rules_30 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4407.14-4407.20" */
  wire [2:0] \rules_30._GEN_2 ;
  /* hdlname = "rules_30 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4402.16-4402.29" */
  wire [1:0] \rules_30.io_AuxData_in ;
  /* hdlname = "rules_30 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4403.16-4403.30" */
  wire [1:0] \rules_30.io_AuxData_out ;
  /* hdlname = "rules_30 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4315.16-4315.34" */
  wire [1:0] \rules_30.io_Cache_in_0_Data ;
  /* hdlname = "rules_30 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4314.16-4314.35" */
  wire [1:0] \rules_30.io_Cache_in_0_State ;
  /* hdlname = "rules_30 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4317.16-4317.34" */
  wire [1:0] \rules_30.io_Cache_in_1_Data ;
  /* hdlname = "rules_30 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4316.16-4316.35" */
  wire [1:0] \rules_30.io_Cache_in_1_State ;
  /* hdlname = "rules_30 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4319.16-4319.34" */
  wire [1:0] \rules_30.io_Cache_in_2_Data ;
  /* hdlname = "rules_30 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4318.16-4318.35" */
  wire [1:0] \rules_30.io_Cache_in_2_State ;
  /* hdlname = "rules_30 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4321.16-4321.34" */
  wire [1:0] \rules_30.io_Cache_in_3_Data ;
  /* hdlname = "rules_30 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4320.16-4320.35" */
  wire [1:0] \rules_30.io_Cache_in_3_State ;
  /* hdlname = "rules_30 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4323.16-4323.35" */
  wire [1:0] \rules_30.io_Cache_out_0_Data ;
  /* hdlname = "rules_30 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4322.16-4322.36" */
  wire [1:0] \rules_30.io_Cache_out_0_State ;
  /* hdlname = "rules_30 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4325.16-4325.35" */
  wire [1:0] \rules_30.io_Cache_out_1_Data ;
  /* hdlname = "rules_30 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4324.16-4324.36" */
  wire [1:0] \rules_30.io_Cache_out_1_State ;
  /* hdlname = "rules_30 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4327.16-4327.35" */
  wire [1:0] \rules_30.io_Cache_out_2_Data ;
  /* hdlname = "rules_30 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4326.16-4326.36" */
  wire [1:0] \rules_30.io_Cache_out_2_State ;
  /* hdlname = "rules_30 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4329.16-4329.35" */
  wire [1:0] \rules_30.io_Cache_out_3_Data ;
  /* hdlname = "rules_30 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4328.16-4328.36" */
  wire [1:0] \rules_30.io_Cache_out_3_State ;
  /* hdlname = "rules_30 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4330.16-4330.33" */
  wire [2:0] \rules_30.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_30 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4331.16-4331.34" */
  wire [1:0] \rules_30.io_Chan1_in_0_Data ;
  /* hdlname = "rules_30 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4332.16-4332.33" */
  wire [2:0] \rules_30.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_30 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4333.16-4333.34" */
  wire [1:0] \rules_30.io_Chan1_in_1_Data ;
  /* hdlname = "rules_30 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4334.16-4334.33" */
  wire [2:0] \rules_30.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_30 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4335.16-4335.34" */
  wire [1:0] \rules_30.io_Chan1_in_2_Data ;
  /* hdlname = "rules_30 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4336.16-4336.33" */
  wire [2:0] \rules_30.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_30 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4337.16-4337.34" */
  wire [1:0] \rules_30.io_Chan1_in_3_Data ;
  /* hdlname = "rules_30 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4338.16-4338.34" */
  wire [2:0] \rules_30.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_30 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4339.16-4339.35" */
  wire [1:0] \rules_30.io_Chan1_out_0_Data ;
  /* hdlname = "rules_30 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4340.16-4340.34" */
  wire [2:0] \rules_30.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_30 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4341.16-4341.35" */
  wire [1:0] \rules_30.io_Chan1_out_1_Data ;
  /* hdlname = "rules_30 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4342.16-4342.34" */
  wire [2:0] \rules_30.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_30 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4343.16-4343.35" */
  wire [1:0] \rules_30.io_Chan1_out_2_Data ;
  /* hdlname = "rules_30 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4344.16-4344.34" */
  wire [2:0] \rules_30.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_30 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4345.16-4345.35" */
  wire [1:0] \rules_30.io_Chan1_out_3_Data ;
  /* hdlname = "rules_30 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4346.16-4346.33" */
  wire [2:0] \rules_30.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_30 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4347.16-4347.34" */
  wire [1:0] \rules_30.io_Chan2_in_0_Data ;
  /* hdlname = "rules_30 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4348.16-4348.33" */
  wire [2:0] \rules_30.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_30 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4349.16-4349.34" */
  wire [1:0] \rules_30.io_Chan2_in_1_Data ;
  /* hdlname = "rules_30 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4350.16-4350.33" */
  wire [2:0] \rules_30.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_30 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4351.16-4351.34" */
  wire [1:0] \rules_30.io_Chan2_in_2_Data ;
  /* hdlname = "rules_30 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4352.16-4352.33" */
  wire [2:0] \rules_30.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_30 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4353.16-4353.34" */
  wire [1:0] \rules_30.io_Chan2_in_3_Data ;
  /* hdlname = "rules_30 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4354.16-4354.34" */
  wire [2:0] \rules_30.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_30 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4355.16-4355.35" */
  wire [1:0] \rules_30.io_Chan2_out_0_Data ;
  /* hdlname = "rules_30 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4356.16-4356.34" */
  wire [2:0] \rules_30.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_30 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4357.16-4357.35" */
  wire [1:0] \rules_30.io_Chan2_out_1_Data ;
  /* hdlname = "rules_30 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4358.16-4358.34" */
  wire [2:0] \rules_30.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_30 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4359.16-4359.35" */
  wire [1:0] \rules_30.io_Chan2_out_2_Data ;
  /* hdlname = "rules_30 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4360.16-4360.34" */
  wire [2:0] \rules_30.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_30 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4361.16-4361.35" */
  wire [1:0] \rules_30.io_Chan2_out_3_Data ;
  /* hdlname = "rules_30 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4362.16-4362.33" */
  wire [2:0] \rules_30.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_30 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4363.16-4363.34" */
  wire [1:0] \rules_30.io_Chan3_in_0_Data ;
  /* hdlname = "rules_30 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4364.16-4364.33" */
  wire [2:0] \rules_30.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_30 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4365.16-4365.34" */
  wire [1:0] \rules_30.io_Chan3_in_1_Data ;
  /* hdlname = "rules_30 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4366.16-4366.33" */
  wire [2:0] \rules_30.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_30 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4367.16-4367.34" */
  wire [1:0] \rules_30.io_Chan3_in_2_Data ;
  /* hdlname = "rules_30 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4368.16-4368.33" */
  wire [2:0] \rules_30.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_30 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4369.16-4369.34" */
  wire [1:0] \rules_30.io_Chan3_in_3_Data ;
  /* hdlname = "rules_30 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4370.16-4370.34" */
  wire [2:0] \rules_30.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_30 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4371.16-4371.35" */
  wire [1:0] \rules_30.io_Chan3_out_0_Data ;
  /* hdlname = "rules_30 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4372.16-4372.34" */
  wire [2:0] \rules_30.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_30 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4373.16-4373.35" */
  wire [1:0] \rules_30.io_Chan3_out_1_Data ;
  /* hdlname = "rules_30 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4374.16-4374.34" */
  wire [2:0] \rules_30.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_30 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4375.16-4375.35" */
  wire [1:0] \rules_30.io_Chan3_out_2_Data ;
  /* hdlname = "rules_30 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4376.16-4376.34" */
  wire [2:0] \rules_30.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_30 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4377.16-4377.35" */
  wire [1:0] \rules_30.io_Chan3_out_3_Data ;
  /* hdlname = "rules_30 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4396.16-4396.28" */
  wire [2:0] \rules_30.io_CurCmd_in ;
  /* hdlname = "rules_30 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4397.16-4397.29" */
  wire [2:0] \rules_30.io_CurCmd_out ;
  /* hdlname = "rules_30 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4398.16-4398.28" */
  wire [1:0] \rules_30.io_CurPtr_in ;
  /* hdlname = "rules_30 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4399.16-4399.29" */
  wire [1:0] \rules_30.io_CurPtr_out ;
  /* hdlname = "rules_30 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4394.16-4394.28" */
  wire \rules_30.io_ExGntd_in ;
  /* hdlname = "rules_30 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4395.16-4395.29" */
  wire \rules_30.io_ExGntd_out ;
  /* hdlname = "rules_30 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4378.16-4378.30" */
  wire \rules_30.io_InvSet_in_0 ;
  /* hdlname = "rules_30 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4379.16-4379.30" */
  wire \rules_30.io_InvSet_in_1 ;
  /* hdlname = "rules_30 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4380.16-4380.30" */
  wire \rules_30.io_InvSet_in_2 ;
  /* hdlname = "rules_30 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4381.16-4381.30" */
  wire \rules_30.io_InvSet_in_3 ;
  /* hdlname = "rules_30 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4382.16-4382.31" */
  wire \rules_30.io_InvSet_out_0 ;
  /* hdlname = "rules_30 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4383.16-4383.31" */
  wire \rules_30.io_InvSet_out_1 ;
  /* hdlname = "rules_30 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4384.16-4384.31" */
  wire \rules_30.io_InvSet_out_2 ;
  /* hdlname = "rules_30 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4385.16-4385.31" */
  wire \rules_30.io_InvSet_out_3 ;
  /* hdlname = "rules_30 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4400.16-4400.29" */
  wire [1:0] \rules_30.io_MemData_in ;
  /* hdlname = "rules_30 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4401.16-4401.30" */
  wire [1:0] \rules_30.io_MemData_out ;
  /* hdlname = "rules_30 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4386.16-4386.30" */
  wire \rules_30.io_ShrSet_in_0 ;
  /* hdlname = "rules_30 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4387.16-4387.30" */
  wire \rules_30.io_ShrSet_in_1 ;
  /* hdlname = "rules_30 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4388.16-4388.30" */
  wire \rules_30.io_ShrSet_in_2 ;
  /* hdlname = "rules_30 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4389.16-4389.30" */
  wire \rules_30.io_ShrSet_in_3 ;
  /* hdlname = "rules_30 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4390.16-4390.31" */
  wire \rules_30.io_ShrSet_out_0 ;
  /* hdlname = "rules_30 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4391.16-4391.31" */
  wire \rules_30.io_ShrSet_out_1 ;
  /* hdlname = "rules_30 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4392.16-4392.31" */
  wire \rules_30.io_ShrSet_out_2 ;
  /* hdlname = "rules_30 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4393.16-4393.31" */
  wire \rules_30.io_ShrSet_out_3 ;
  /* hdlname = "rules_30 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4313.16-4313.23" */
  wire \rules_30.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8805.14-8805.36" */
  wire [1:0] rules_30_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8806.14-8806.37" */
  wire [1:0] rules_30_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8718.14-8718.41" */
  wire [1:0] rules_30_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8717.14-8717.42" */
  wire [1:0] rules_30_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8720.14-8720.41" */
  wire [1:0] rules_30_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8719.14-8719.42" */
  wire [1:0] rules_30_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8722.14-8722.41" */
  wire [1:0] rules_30_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8721.14-8721.42" */
  wire [1:0] rules_30_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8724.14-8724.41" */
  wire [1:0] rules_30_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8723.14-8723.42" */
  wire [1:0] rules_30_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8726.14-8726.42" */
  wire [1:0] rules_30_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8725.14-8725.43" */
  wire [1:0] rules_30_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8728.14-8728.42" */
  wire [1:0] rules_30_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8727.14-8727.43" */
  wire [1:0] rules_30_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8730.14-8730.42" */
  wire [1:0] rules_30_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8729.14-8729.43" */
  wire [1:0] rules_30_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8732.14-8732.42" */
  wire [1:0] rules_30_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8731.14-8731.43" */
  wire [1:0] rules_30_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8733.14-8733.40" */
  wire [2:0] rules_30_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8734.14-8734.41" */
  wire [1:0] rules_30_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8735.14-8735.40" */
  wire [2:0] rules_30_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8736.14-8736.41" */
  wire [1:0] rules_30_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8737.14-8737.40" */
  wire [2:0] rules_30_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8738.14-8738.41" */
  wire [1:0] rules_30_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8739.14-8739.40" */
  wire [2:0] rules_30_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8740.14-8740.41" */
  wire [1:0] rules_30_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8741.14-8741.41" */
  wire [2:0] rules_30_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8742.14-8742.42" */
  wire [1:0] rules_30_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8743.14-8743.41" */
  wire [2:0] rules_30_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8744.14-8744.42" */
  wire [1:0] rules_30_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8745.14-8745.41" */
  wire [2:0] rules_30_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8746.14-8746.42" */
  wire [1:0] rules_30_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8747.14-8747.41" */
  wire [2:0] rules_30_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8748.14-8748.42" */
  wire [1:0] rules_30_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8749.14-8749.40" */
  wire [2:0] rules_30_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8750.14-8750.41" */
  wire [1:0] rules_30_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8751.14-8751.40" */
  wire [2:0] rules_30_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8752.14-8752.41" */
  wire [1:0] rules_30_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8753.14-8753.40" */
  wire [2:0] rules_30_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8754.14-8754.41" */
  wire [1:0] rules_30_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8755.14-8755.40" */
  wire [2:0] rules_30_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8756.14-8756.41" */
  wire [1:0] rules_30_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8757.14-8757.41" */
  wire [2:0] rules_30_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8758.14-8758.42" */
  wire [1:0] rules_30_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8759.14-8759.41" */
  wire [2:0] rules_30_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8760.14-8760.42" */
  wire [1:0] rules_30_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8761.14-8761.41" */
  wire [2:0] rules_30_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8762.14-8762.42" */
  wire [1:0] rules_30_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8763.14-8763.41" */
  wire [2:0] rules_30_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8764.14-8764.42" */
  wire [1:0] rules_30_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8765.14-8765.40" */
  wire [2:0] rules_30_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8766.14-8766.41" */
  wire [1:0] rules_30_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8767.14-8767.40" */
  wire [2:0] rules_30_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8768.14-8768.41" */
  wire [1:0] rules_30_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8769.14-8769.40" */
  wire [2:0] rules_30_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8770.14-8770.41" */
  wire [1:0] rules_30_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8771.14-8771.40" */
  wire [2:0] rules_30_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8772.14-8772.41" */
  wire [1:0] rules_30_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8773.14-8773.41" */
  wire [2:0] rules_30_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8774.14-8774.42" */
  wire [1:0] rules_30_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8775.14-8775.41" */
  wire [2:0] rules_30_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8776.14-8776.42" */
  wire [1:0] rules_30_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8777.14-8777.41" */
  wire [2:0] rules_30_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8778.14-8778.42" */
  wire [1:0] rules_30_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8779.14-8779.41" */
  wire [2:0] rules_30_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8780.14-8780.42" */
  wire [1:0] rules_30_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8799.14-8799.35" */
  wire [2:0] rules_30_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8800.14-8800.36" */
  wire [2:0] rules_30_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8801.14-8801.35" */
  wire [1:0] rules_30_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8802.14-8802.36" */
  wire [1:0] rules_30_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8797.9-8797.30" */
  wire rules_30_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8798.9-8798.31" */
  wire rules_30_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8781.9-8781.32" */
  wire rules_30_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8782.9-8782.32" */
  wire rules_30_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8783.9-8783.32" */
  wire rules_30_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8784.9-8784.32" */
  wire rules_30_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8785.9-8785.33" */
  wire rules_30_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8786.9-8786.33" */
  wire rules_30_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8787.9-8787.33" */
  wire rules_30_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8788.9-8788.33" */
  wire rules_30_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8803.14-8803.36" */
  wire [1:0] rules_30_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8804.14-8804.37" */
  wire [1:0] rules_30_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8789.9-8789.32" */
  wire rules_30_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8790.9-8790.32" */
  wire rules_30_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8791.9-8791.32" */
  wire rules_30_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8792.9-8792.32" */
  wire rules_30_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8793.9-8793.33" */
  wire rules_30_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8794.9-8794.33" */
  wire rules_30_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8795.9-8795.33" */
  wire rules_30_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8796.9-8796.33" */
  wire rules_30_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8716.9-8716.25" */
  wire rules_30_io_en_r;
  /* hdlname = "rules_31 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4547.14-4547.20" */
  wire [1:0] \rules_31._GEN_0 ;
  /* hdlname = "rules_31 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4548.14-4548.20" */
  wire [1:0] \rules_31._GEN_1 ;
  /* hdlname = "rules_31 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4549.14-4549.20" */
  wire [2:0] \rules_31._GEN_2 ;
  /* hdlname = "rules_31 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4544.16-4544.29" */
  wire [1:0] \rules_31.io_AuxData_in ;
  /* hdlname = "rules_31 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4545.16-4545.30" */
  wire [1:0] \rules_31.io_AuxData_out ;
  /* hdlname = "rules_31 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4457.16-4457.34" */
  wire [1:0] \rules_31.io_Cache_in_0_Data ;
  /* hdlname = "rules_31 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4456.16-4456.35" */
  wire [1:0] \rules_31.io_Cache_in_0_State ;
  /* hdlname = "rules_31 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4459.16-4459.34" */
  wire [1:0] \rules_31.io_Cache_in_1_Data ;
  /* hdlname = "rules_31 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4458.16-4458.35" */
  wire [1:0] \rules_31.io_Cache_in_1_State ;
  /* hdlname = "rules_31 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4461.16-4461.34" */
  wire [1:0] \rules_31.io_Cache_in_2_Data ;
  /* hdlname = "rules_31 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4460.16-4460.35" */
  wire [1:0] \rules_31.io_Cache_in_2_State ;
  /* hdlname = "rules_31 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4463.16-4463.34" */
  wire [1:0] \rules_31.io_Cache_in_3_Data ;
  /* hdlname = "rules_31 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4462.16-4462.35" */
  wire [1:0] \rules_31.io_Cache_in_3_State ;
  /* hdlname = "rules_31 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4465.16-4465.35" */
  wire [1:0] \rules_31.io_Cache_out_0_Data ;
  /* hdlname = "rules_31 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4464.16-4464.36" */
  wire [1:0] \rules_31.io_Cache_out_0_State ;
  /* hdlname = "rules_31 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4467.16-4467.35" */
  wire [1:0] \rules_31.io_Cache_out_1_Data ;
  /* hdlname = "rules_31 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4466.16-4466.36" */
  wire [1:0] \rules_31.io_Cache_out_1_State ;
  /* hdlname = "rules_31 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4469.16-4469.35" */
  wire [1:0] \rules_31.io_Cache_out_2_Data ;
  /* hdlname = "rules_31 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4468.16-4468.36" */
  wire [1:0] \rules_31.io_Cache_out_2_State ;
  /* hdlname = "rules_31 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4471.16-4471.35" */
  wire [1:0] \rules_31.io_Cache_out_3_Data ;
  /* hdlname = "rules_31 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4470.16-4470.36" */
  wire [1:0] \rules_31.io_Cache_out_3_State ;
  /* hdlname = "rules_31 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4472.16-4472.33" */
  wire [2:0] \rules_31.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_31 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4473.16-4473.34" */
  wire [1:0] \rules_31.io_Chan1_in_0_Data ;
  /* hdlname = "rules_31 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4474.16-4474.33" */
  wire [2:0] \rules_31.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_31 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4475.16-4475.34" */
  wire [1:0] \rules_31.io_Chan1_in_1_Data ;
  /* hdlname = "rules_31 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4476.16-4476.33" */
  wire [2:0] \rules_31.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_31 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4477.16-4477.34" */
  wire [1:0] \rules_31.io_Chan1_in_2_Data ;
  /* hdlname = "rules_31 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4478.16-4478.33" */
  wire [2:0] \rules_31.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_31 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4479.16-4479.34" */
  wire [1:0] \rules_31.io_Chan1_in_3_Data ;
  /* hdlname = "rules_31 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4480.16-4480.34" */
  wire [2:0] \rules_31.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_31 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4481.16-4481.35" */
  wire [1:0] \rules_31.io_Chan1_out_0_Data ;
  /* hdlname = "rules_31 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4482.16-4482.34" */
  wire [2:0] \rules_31.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_31 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4483.16-4483.35" */
  wire [1:0] \rules_31.io_Chan1_out_1_Data ;
  /* hdlname = "rules_31 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4484.16-4484.34" */
  wire [2:0] \rules_31.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_31 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4485.16-4485.35" */
  wire [1:0] \rules_31.io_Chan1_out_2_Data ;
  /* hdlname = "rules_31 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4486.16-4486.34" */
  wire [2:0] \rules_31.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_31 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4487.16-4487.35" */
  wire [1:0] \rules_31.io_Chan1_out_3_Data ;
  /* hdlname = "rules_31 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4488.16-4488.33" */
  wire [2:0] \rules_31.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_31 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4489.16-4489.34" */
  wire [1:0] \rules_31.io_Chan2_in_0_Data ;
  /* hdlname = "rules_31 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4490.16-4490.33" */
  wire [2:0] \rules_31.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_31 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4491.16-4491.34" */
  wire [1:0] \rules_31.io_Chan2_in_1_Data ;
  /* hdlname = "rules_31 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4492.16-4492.33" */
  wire [2:0] \rules_31.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_31 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4493.16-4493.34" */
  wire [1:0] \rules_31.io_Chan2_in_2_Data ;
  /* hdlname = "rules_31 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4494.16-4494.33" */
  wire [2:0] \rules_31.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_31 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4495.16-4495.34" */
  wire [1:0] \rules_31.io_Chan2_in_3_Data ;
  /* hdlname = "rules_31 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4496.16-4496.34" */
  wire [2:0] \rules_31.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_31 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4497.16-4497.35" */
  wire [1:0] \rules_31.io_Chan2_out_0_Data ;
  /* hdlname = "rules_31 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4498.16-4498.34" */
  wire [2:0] \rules_31.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_31 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4499.16-4499.35" */
  wire [1:0] \rules_31.io_Chan2_out_1_Data ;
  /* hdlname = "rules_31 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4500.16-4500.34" */
  wire [2:0] \rules_31.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_31 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4501.16-4501.35" */
  wire [1:0] \rules_31.io_Chan2_out_2_Data ;
  /* hdlname = "rules_31 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4502.16-4502.34" */
  wire [2:0] \rules_31.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_31 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4503.16-4503.35" */
  wire [1:0] \rules_31.io_Chan2_out_3_Data ;
  /* hdlname = "rules_31 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4504.16-4504.33" */
  wire [2:0] \rules_31.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_31 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4505.16-4505.34" */
  wire [1:0] \rules_31.io_Chan3_in_0_Data ;
  /* hdlname = "rules_31 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4506.16-4506.33" */
  wire [2:0] \rules_31.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_31 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4507.16-4507.34" */
  wire [1:0] \rules_31.io_Chan3_in_1_Data ;
  /* hdlname = "rules_31 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4508.16-4508.33" */
  wire [2:0] \rules_31.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_31 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4509.16-4509.34" */
  wire [1:0] \rules_31.io_Chan3_in_2_Data ;
  /* hdlname = "rules_31 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4510.16-4510.33" */
  wire [2:0] \rules_31.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_31 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4511.16-4511.34" */
  wire [1:0] \rules_31.io_Chan3_in_3_Data ;
  /* hdlname = "rules_31 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4512.16-4512.34" */
  wire [2:0] \rules_31.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_31 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4513.16-4513.35" */
  wire [1:0] \rules_31.io_Chan3_out_0_Data ;
  /* hdlname = "rules_31 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4514.16-4514.34" */
  wire [2:0] \rules_31.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_31 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4515.16-4515.35" */
  wire [1:0] \rules_31.io_Chan3_out_1_Data ;
  /* hdlname = "rules_31 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4516.16-4516.34" */
  wire [2:0] \rules_31.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_31 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4517.16-4517.35" */
  wire [1:0] \rules_31.io_Chan3_out_2_Data ;
  /* hdlname = "rules_31 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4518.16-4518.34" */
  wire [2:0] \rules_31.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_31 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4519.16-4519.35" */
  wire [1:0] \rules_31.io_Chan3_out_3_Data ;
  /* hdlname = "rules_31 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4538.16-4538.28" */
  wire [2:0] \rules_31.io_CurCmd_in ;
  /* hdlname = "rules_31 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4539.16-4539.29" */
  wire [2:0] \rules_31.io_CurCmd_out ;
  /* hdlname = "rules_31 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4540.16-4540.28" */
  wire [1:0] \rules_31.io_CurPtr_in ;
  /* hdlname = "rules_31 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4541.16-4541.29" */
  wire [1:0] \rules_31.io_CurPtr_out ;
  /* hdlname = "rules_31 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4536.16-4536.28" */
  wire \rules_31.io_ExGntd_in ;
  /* hdlname = "rules_31 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4537.16-4537.29" */
  wire \rules_31.io_ExGntd_out ;
  /* hdlname = "rules_31 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4520.16-4520.30" */
  wire \rules_31.io_InvSet_in_0 ;
  /* hdlname = "rules_31 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4521.16-4521.30" */
  wire \rules_31.io_InvSet_in_1 ;
  /* hdlname = "rules_31 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4522.16-4522.30" */
  wire \rules_31.io_InvSet_in_2 ;
  /* hdlname = "rules_31 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4523.16-4523.30" */
  wire \rules_31.io_InvSet_in_3 ;
  /* hdlname = "rules_31 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4524.16-4524.31" */
  wire \rules_31.io_InvSet_out_0 ;
  /* hdlname = "rules_31 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4525.16-4525.31" */
  wire \rules_31.io_InvSet_out_1 ;
  /* hdlname = "rules_31 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4526.16-4526.31" */
  wire \rules_31.io_InvSet_out_2 ;
  /* hdlname = "rules_31 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4527.16-4527.31" */
  wire \rules_31.io_InvSet_out_3 ;
  /* hdlname = "rules_31 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4542.16-4542.29" */
  wire [1:0] \rules_31.io_MemData_in ;
  /* hdlname = "rules_31 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4543.16-4543.30" */
  wire [1:0] \rules_31.io_MemData_out ;
  /* hdlname = "rules_31 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4528.16-4528.30" */
  wire \rules_31.io_ShrSet_in_0 ;
  /* hdlname = "rules_31 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4529.16-4529.30" */
  wire \rules_31.io_ShrSet_in_1 ;
  /* hdlname = "rules_31 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4530.16-4530.30" */
  wire \rules_31.io_ShrSet_in_2 ;
  /* hdlname = "rules_31 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4531.16-4531.30" */
  wire \rules_31.io_ShrSet_in_3 ;
  /* hdlname = "rules_31 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4532.16-4532.31" */
  wire \rules_31.io_ShrSet_out_0 ;
  /* hdlname = "rules_31 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4533.16-4533.31" */
  wire \rules_31.io_ShrSet_out_1 ;
  /* hdlname = "rules_31 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4534.16-4534.31" */
  wire \rules_31.io_ShrSet_out_2 ;
  /* hdlname = "rules_31 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4535.16-4535.31" */
  wire \rules_31.io_ShrSet_out_3 ;
  /* hdlname = "rules_31 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4455.16-4455.23" */
  wire \rules_31.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8896.14-8896.36" */
  wire [1:0] rules_31_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8897.14-8897.37" */
  wire [1:0] rules_31_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8809.14-8809.41" */
  wire [1:0] rules_31_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8808.14-8808.42" */
  wire [1:0] rules_31_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8811.14-8811.41" */
  wire [1:0] rules_31_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8810.14-8810.42" */
  wire [1:0] rules_31_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8813.14-8813.41" */
  wire [1:0] rules_31_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8812.14-8812.42" */
  wire [1:0] rules_31_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8815.14-8815.41" */
  wire [1:0] rules_31_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8814.14-8814.42" */
  wire [1:0] rules_31_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8817.14-8817.42" */
  wire [1:0] rules_31_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8816.14-8816.43" */
  wire [1:0] rules_31_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8819.14-8819.42" */
  wire [1:0] rules_31_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8818.14-8818.43" */
  wire [1:0] rules_31_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8821.14-8821.42" */
  wire [1:0] rules_31_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8820.14-8820.43" */
  wire [1:0] rules_31_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8823.14-8823.42" */
  wire [1:0] rules_31_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8822.14-8822.43" */
  wire [1:0] rules_31_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8824.14-8824.40" */
  wire [2:0] rules_31_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8825.14-8825.41" */
  wire [1:0] rules_31_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8826.14-8826.40" */
  wire [2:0] rules_31_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8827.14-8827.41" */
  wire [1:0] rules_31_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8828.14-8828.40" */
  wire [2:0] rules_31_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8829.14-8829.41" */
  wire [1:0] rules_31_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8830.14-8830.40" */
  wire [2:0] rules_31_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8831.14-8831.41" */
  wire [1:0] rules_31_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8832.14-8832.41" */
  wire [2:0] rules_31_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8833.14-8833.42" */
  wire [1:0] rules_31_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8834.14-8834.41" */
  wire [2:0] rules_31_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8835.14-8835.42" */
  wire [1:0] rules_31_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8836.14-8836.41" */
  wire [2:0] rules_31_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8837.14-8837.42" */
  wire [1:0] rules_31_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8838.14-8838.41" */
  wire [2:0] rules_31_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8839.14-8839.42" */
  wire [1:0] rules_31_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8840.14-8840.40" */
  wire [2:0] rules_31_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8841.14-8841.41" */
  wire [1:0] rules_31_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8842.14-8842.40" */
  wire [2:0] rules_31_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8843.14-8843.41" */
  wire [1:0] rules_31_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8844.14-8844.40" */
  wire [2:0] rules_31_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8845.14-8845.41" */
  wire [1:0] rules_31_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8846.14-8846.40" */
  wire [2:0] rules_31_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8847.14-8847.41" */
  wire [1:0] rules_31_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8848.14-8848.41" */
  wire [2:0] rules_31_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8849.14-8849.42" */
  wire [1:0] rules_31_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8850.14-8850.41" */
  wire [2:0] rules_31_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8851.14-8851.42" */
  wire [1:0] rules_31_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8852.14-8852.41" */
  wire [2:0] rules_31_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8853.14-8853.42" */
  wire [1:0] rules_31_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8854.14-8854.41" */
  wire [2:0] rules_31_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8855.14-8855.42" */
  wire [1:0] rules_31_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8856.14-8856.40" */
  wire [2:0] rules_31_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8857.14-8857.41" */
  wire [1:0] rules_31_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8858.14-8858.40" */
  wire [2:0] rules_31_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8859.14-8859.41" */
  wire [1:0] rules_31_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8860.14-8860.40" */
  wire [2:0] rules_31_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8861.14-8861.41" */
  wire [1:0] rules_31_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8862.14-8862.40" */
  wire [2:0] rules_31_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8863.14-8863.41" */
  wire [1:0] rules_31_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8864.14-8864.41" */
  wire [2:0] rules_31_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8865.14-8865.42" */
  wire [1:0] rules_31_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8866.14-8866.41" */
  wire [2:0] rules_31_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8867.14-8867.42" */
  wire [1:0] rules_31_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8868.14-8868.41" */
  wire [2:0] rules_31_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8869.14-8869.42" */
  wire [1:0] rules_31_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8870.14-8870.41" */
  wire [2:0] rules_31_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8871.14-8871.42" */
  wire [1:0] rules_31_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8890.14-8890.35" */
  wire [2:0] rules_31_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8891.14-8891.36" */
  wire [2:0] rules_31_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8892.14-8892.35" */
  wire [1:0] rules_31_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8893.14-8893.36" */
  wire [1:0] rules_31_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8888.9-8888.30" */
  wire rules_31_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8889.9-8889.31" */
  wire rules_31_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8872.9-8872.32" */
  wire rules_31_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8873.9-8873.32" */
  wire rules_31_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8874.9-8874.32" */
  wire rules_31_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8875.9-8875.32" */
  wire rules_31_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8876.9-8876.33" */
  wire rules_31_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8877.9-8877.33" */
  wire rules_31_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8878.9-8878.33" */
  wire rules_31_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8879.9-8879.33" */
  wire rules_31_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8894.14-8894.36" */
  wire [1:0] rules_31_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8895.14-8895.37" */
  wire [1:0] rules_31_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8880.9-8880.32" */
  wire rules_31_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8881.9-8881.32" */
  wire rules_31_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8882.9-8882.32" */
  wire rules_31_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8883.9-8883.32" */
  wire rules_31_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8884.9-8884.33" */
  wire rules_31_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8885.9-8885.33" */
  wire rules_31_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8886.9-8886.33" */
  wire rules_31_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8887.9-8887.33" */
  wire rules_31_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8807.9-8807.25" */
  wire rules_31_io_en_r;
  /* hdlname = "rules_32 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4689.14-4689.20" */
  wire [1:0] \rules_32._GEN_0 ;
  /* hdlname = "rules_32 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4690.14-4690.20" */
  wire [1:0] \rules_32._GEN_1 ;
  /* hdlname = "rules_32 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4691.14-4691.20" */
  wire [2:0] \rules_32._GEN_2 ;
  /* hdlname = "rules_32 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4686.16-4686.29" */
  wire [1:0] \rules_32.io_AuxData_in ;
  /* hdlname = "rules_32 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4687.16-4687.30" */
  wire [1:0] \rules_32.io_AuxData_out ;
  /* hdlname = "rules_32 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4599.16-4599.34" */
  wire [1:0] \rules_32.io_Cache_in_0_Data ;
  /* hdlname = "rules_32 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4598.16-4598.35" */
  wire [1:0] \rules_32.io_Cache_in_0_State ;
  /* hdlname = "rules_32 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4601.16-4601.34" */
  wire [1:0] \rules_32.io_Cache_in_1_Data ;
  /* hdlname = "rules_32 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4600.16-4600.35" */
  wire [1:0] \rules_32.io_Cache_in_1_State ;
  /* hdlname = "rules_32 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4603.16-4603.34" */
  wire [1:0] \rules_32.io_Cache_in_2_Data ;
  /* hdlname = "rules_32 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4602.16-4602.35" */
  wire [1:0] \rules_32.io_Cache_in_2_State ;
  /* hdlname = "rules_32 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4605.16-4605.34" */
  wire [1:0] \rules_32.io_Cache_in_3_Data ;
  /* hdlname = "rules_32 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4604.16-4604.35" */
  wire [1:0] \rules_32.io_Cache_in_3_State ;
  /* hdlname = "rules_32 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4607.16-4607.35" */
  wire [1:0] \rules_32.io_Cache_out_0_Data ;
  /* hdlname = "rules_32 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4606.16-4606.36" */
  wire [1:0] \rules_32.io_Cache_out_0_State ;
  /* hdlname = "rules_32 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4609.16-4609.35" */
  wire [1:0] \rules_32.io_Cache_out_1_Data ;
  /* hdlname = "rules_32 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4608.16-4608.36" */
  wire [1:0] \rules_32.io_Cache_out_1_State ;
  /* hdlname = "rules_32 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4611.16-4611.35" */
  wire [1:0] \rules_32.io_Cache_out_2_Data ;
  /* hdlname = "rules_32 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4610.16-4610.36" */
  wire [1:0] \rules_32.io_Cache_out_2_State ;
  /* hdlname = "rules_32 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4613.16-4613.35" */
  wire [1:0] \rules_32.io_Cache_out_3_Data ;
  /* hdlname = "rules_32 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4612.16-4612.36" */
  wire [1:0] \rules_32.io_Cache_out_3_State ;
  /* hdlname = "rules_32 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4614.16-4614.33" */
  wire [2:0] \rules_32.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_32 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4615.16-4615.34" */
  wire [1:0] \rules_32.io_Chan1_in_0_Data ;
  /* hdlname = "rules_32 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4616.16-4616.33" */
  wire [2:0] \rules_32.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_32 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4617.16-4617.34" */
  wire [1:0] \rules_32.io_Chan1_in_1_Data ;
  /* hdlname = "rules_32 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4618.16-4618.33" */
  wire [2:0] \rules_32.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_32 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4619.16-4619.34" */
  wire [1:0] \rules_32.io_Chan1_in_2_Data ;
  /* hdlname = "rules_32 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4620.16-4620.33" */
  wire [2:0] \rules_32.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_32 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4621.16-4621.34" */
  wire [1:0] \rules_32.io_Chan1_in_3_Data ;
  /* hdlname = "rules_32 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4622.16-4622.34" */
  wire [2:0] \rules_32.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_32 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4623.16-4623.35" */
  wire [1:0] \rules_32.io_Chan1_out_0_Data ;
  /* hdlname = "rules_32 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4624.16-4624.34" */
  wire [2:0] \rules_32.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_32 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4625.16-4625.35" */
  wire [1:0] \rules_32.io_Chan1_out_1_Data ;
  /* hdlname = "rules_32 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4626.16-4626.34" */
  wire [2:0] \rules_32.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_32 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4627.16-4627.35" */
  wire [1:0] \rules_32.io_Chan1_out_2_Data ;
  /* hdlname = "rules_32 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4628.16-4628.34" */
  wire [2:0] \rules_32.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_32 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4629.16-4629.35" */
  wire [1:0] \rules_32.io_Chan1_out_3_Data ;
  /* hdlname = "rules_32 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4630.16-4630.33" */
  wire [2:0] \rules_32.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_32 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4631.16-4631.34" */
  wire [1:0] \rules_32.io_Chan2_in_0_Data ;
  /* hdlname = "rules_32 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4632.16-4632.33" */
  wire [2:0] \rules_32.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_32 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4633.16-4633.34" */
  wire [1:0] \rules_32.io_Chan2_in_1_Data ;
  /* hdlname = "rules_32 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4634.16-4634.33" */
  wire [2:0] \rules_32.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_32 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4635.16-4635.34" */
  wire [1:0] \rules_32.io_Chan2_in_2_Data ;
  /* hdlname = "rules_32 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4636.16-4636.33" */
  wire [2:0] \rules_32.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_32 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4637.16-4637.34" */
  wire [1:0] \rules_32.io_Chan2_in_3_Data ;
  /* hdlname = "rules_32 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4638.16-4638.34" */
  wire [2:0] \rules_32.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_32 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4639.16-4639.35" */
  wire [1:0] \rules_32.io_Chan2_out_0_Data ;
  /* hdlname = "rules_32 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4640.16-4640.34" */
  wire [2:0] \rules_32.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_32 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4641.16-4641.35" */
  wire [1:0] \rules_32.io_Chan2_out_1_Data ;
  /* hdlname = "rules_32 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4642.16-4642.34" */
  wire [2:0] \rules_32.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_32 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4643.16-4643.35" */
  wire [1:0] \rules_32.io_Chan2_out_2_Data ;
  /* hdlname = "rules_32 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4644.16-4644.34" */
  wire [2:0] \rules_32.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_32 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4645.16-4645.35" */
  wire [1:0] \rules_32.io_Chan2_out_3_Data ;
  /* hdlname = "rules_32 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4646.16-4646.33" */
  wire [2:0] \rules_32.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_32 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4647.16-4647.34" */
  wire [1:0] \rules_32.io_Chan3_in_0_Data ;
  /* hdlname = "rules_32 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4648.16-4648.33" */
  wire [2:0] \rules_32.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_32 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4649.16-4649.34" */
  wire [1:0] \rules_32.io_Chan3_in_1_Data ;
  /* hdlname = "rules_32 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4650.16-4650.33" */
  wire [2:0] \rules_32.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_32 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4651.16-4651.34" */
  wire [1:0] \rules_32.io_Chan3_in_2_Data ;
  /* hdlname = "rules_32 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4652.16-4652.33" */
  wire [2:0] \rules_32.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_32 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4653.16-4653.34" */
  wire [1:0] \rules_32.io_Chan3_in_3_Data ;
  /* hdlname = "rules_32 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4654.16-4654.34" */
  wire [2:0] \rules_32.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_32 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4655.16-4655.35" */
  wire [1:0] \rules_32.io_Chan3_out_0_Data ;
  /* hdlname = "rules_32 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4656.16-4656.34" */
  wire [2:0] \rules_32.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_32 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4657.16-4657.35" */
  wire [1:0] \rules_32.io_Chan3_out_1_Data ;
  /* hdlname = "rules_32 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4658.16-4658.34" */
  wire [2:0] \rules_32.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_32 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4659.16-4659.35" */
  wire [1:0] \rules_32.io_Chan3_out_2_Data ;
  /* hdlname = "rules_32 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4660.16-4660.34" */
  wire [2:0] \rules_32.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_32 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4661.16-4661.35" */
  wire [1:0] \rules_32.io_Chan3_out_3_Data ;
  /* hdlname = "rules_32 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4680.16-4680.28" */
  wire [2:0] \rules_32.io_CurCmd_in ;
  /* hdlname = "rules_32 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4681.16-4681.29" */
  wire [2:0] \rules_32.io_CurCmd_out ;
  /* hdlname = "rules_32 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4682.16-4682.28" */
  wire [1:0] \rules_32.io_CurPtr_in ;
  /* hdlname = "rules_32 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4683.16-4683.29" */
  wire [1:0] \rules_32.io_CurPtr_out ;
  /* hdlname = "rules_32 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4678.16-4678.28" */
  wire \rules_32.io_ExGntd_in ;
  /* hdlname = "rules_32 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4679.16-4679.29" */
  wire \rules_32.io_ExGntd_out ;
  /* hdlname = "rules_32 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4662.16-4662.30" */
  wire \rules_32.io_InvSet_in_0 ;
  /* hdlname = "rules_32 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4663.16-4663.30" */
  wire \rules_32.io_InvSet_in_1 ;
  /* hdlname = "rules_32 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4664.16-4664.30" */
  wire \rules_32.io_InvSet_in_2 ;
  /* hdlname = "rules_32 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4665.16-4665.30" */
  wire \rules_32.io_InvSet_in_3 ;
  /* hdlname = "rules_32 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4666.16-4666.31" */
  wire \rules_32.io_InvSet_out_0 ;
  /* hdlname = "rules_32 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4667.16-4667.31" */
  wire \rules_32.io_InvSet_out_1 ;
  /* hdlname = "rules_32 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4668.16-4668.31" */
  wire \rules_32.io_InvSet_out_2 ;
  /* hdlname = "rules_32 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4669.16-4669.31" */
  wire \rules_32.io_InvSet_out_3 ;
  /* hdlname = "rules_32 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4684.16-4684.29" */
  wire [1:0] \rules_32.io_MemData_in ;
  /* hdlname = "rules_32 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4685.16-4685.30" */
  wire [1:0] \rules_32.io_MemData_out ;
  /* hdlname = "rules_32 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4670.16-4670.30" */
  wire \rules_32.io_ShrSet_in_0 ;
  /* hdlname = "rules_32 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4671.16-4671.30" */
  wire \rules_32.io_ShrSet_in_1 ;
  /* hdlname = "rules_32 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4672.16-4672.30" */
  wire \rules_32.io_ShrSet_in_2 ;
  /* hdlname = "rules_32 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4673.16-4673.30" */
  wire \rules_32.io_ShrSet_in_3 ;
  /* hdlname = "rules_32 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4674.16-4674.31" */
  wire \rules_32.io_ShrSet_out_0 ;
  /* hdlname = "rules_32 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4675.16-4675.31" */
  wire \rules_32.io_ShrSet_out_1 ;
  /* hdlname = "rules_32 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4676.16-4676.31" */
  wire \rules_32.io_ShrSet_out_2 ;
  /* hdlname = "rules_32 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4677.16-4677.31" */
  wire \rules_32.io_ShrSet_out_3 ;
  /* hdlname = "rules_32 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4597.16-4597.23" */
  wire \rules_32.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8987.14-8987.36" */
  wire [1:0] rules_32_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8988.14-8988.37" */
  wire [1:0] rules_32_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8900.14-8900.41" */
  wire [1:0] rules_32_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8899.14-8899.42" */
  wire [1:0] rules_32_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8902.14-8902.41" */
  wire [1:0] rules_32_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8901.14-8901.42" */
  wire [1:0] rules_32_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8904.14-8904.41" */
  wire [1:0] rules_32_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8903.14-8903.42" */
  wire [1:0] rules_32_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8906.14-8906.41" */
  wire [1:0] rules_32_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8905.14-8905.42" */
  wire [1:0] rules_32_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8908.14-8908.42" */
  wire [1:0] rules_32_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8907.14-8907.43" */
  wire [1:0] rules_32_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8910.14-8910.42" */
  wire [1:0] rules_32_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8909.14-8909.43" */
  wire [1:0] rules_32_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8912.14-8912.42" */
  wire [1:0] rules_32_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8911.14-8911.43" */
  wire [1:0] rules_32_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8914.14-8914.42" */
  wire [1:0] rules_32_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8913.14-8913.43" */
  wire [1:0] rules_32_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8915.14-8915.40" */
  wire [2:0] rules_32_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8916.14-8916.41" */
  wire [1:0] rules_32_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8917.14-8917.40" */
  wire [2:0] rules_32_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8918.14-8918.41" */
  wire [1:0] rules_32_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8919.14-8919.40" */
  wire [2:0] rules_32_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8920.14-8920.41" */
  wire [1:0] rules_32_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8921.14-8921.40" */
  wire [2:0] rules_32_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8922.14-8922.41" */
  wire [1:0] rules_32_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8923.14-8923.41" */
  wire [2:0] rules_32_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8924.14-8924.42" */
  wire [1:0] rules_32_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8925.14-8925.41" */
  wire [2:0] rules_32_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8926.14-8926.42" */
  wire [1:0] rules_32_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8927.14-8927.41" */
  wire [2:0] rules_32_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8928.14-8928.42" */
  wire [1:0] rules_32_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8929.14-8929.41" */
  wire [2:0] rules_32_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8930.14-8930.42" */
  wire [1:0] rules_32_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8931.14-8931.40" */
  wire [2:0] rules_32_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8932.14-8932.41" */
  wire [1:0] rules_32_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8933.14-8933.40" */
  wire [2:0] rules_32_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8934.14-8934.41" */
  wire [1:0] rules_32_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8935.14-8935.40" */
  wire [2:0] rules_32_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8936.14-8936.41" */
  wire [1:0] rules_32_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8937.14-8937.40" */
  wire [2:0] rules_32_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8938.14-8938.41" */
  wire [1:0] rules_32_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8939.14-8939.41" */
  wire [2:0] rules_32_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8940.14-8940.42" */
  wire [1:0] rules_32_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8941.14-8941.41" */
  wire [2:0] rules_32_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8942.14-8942.42" */
  wire [1:0] rules_32_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8943.14-8943.41" */
  wire [2:0] rules_32_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8944.14-8944.42" */
  wire [1:0] rules_32_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8945.14-8945.41" */
  wire [2:0] rules_32_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8946.14-8946.42" */
  wire [1:0] rules_32_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8947.14-8947.40" */
  wire [2:0] rules_32_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8948.14-8948.41" */
  wire [1:0] rules_32_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8949.14-8949.40" */
  wire [2:0] rules_32_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8950.14-8950.41" */
  wire [1:0] rules_32_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8951.14-8951.40" */
  wire [2:0] rules_32_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8952.14-8952.41" */
  wire [1:0] rules_32_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8953.14-8953.40" */
  wire [2:0] rules_32_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8954.14-8954.41" */
  wire [1:0] rules_32_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8955.14-8955.41" */
  wire [2:0] rules_32_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8956.14-8956.42" */
  wire [1:0] rules_32_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8957.14-8957.41" */
  wire [2:0] rules_32_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8958.14-8958.42" */
  wire [1:0] rules_32_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8959.14-8959.41" */
  wire [2:0] rules_32_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8960.14-8960.42" */
  wire [1:0] rules_32_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8961.14-8961.41" */
  wire [2:0] rules_32_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8962.14-8962.42" */
  wire [1:0] rules_32_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8981.14-8981.35" */
  wire [2:0] rules_32_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8982.14-8982.36" */
  wire [2:0] rules_32_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8983.14-8983.35" */
  wire [1:0] rules_32_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8984.14-8984.36" */
  wire [1:0] rules_32_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8979.9-8979.30" */
  wire rules_32_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8980.9-8980.31" */
  wire rules_32_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8963.9-8963.32" */
  wire rules_32_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8964.9-8964.32" */
  wire rules_32_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8965.9-8965.32" */
  wire rules_32_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8966.9-8966.32" */
  wire rules_32_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8967.9-8967.33" */
  wire rules_32_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8968.9-8968.33" */
  wire rules_32_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8969.9-8969.33" */
  wire rules_32_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8970.9-8970.33" */
  wire rules_32_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8985.14-8985.36" */
  wire [1:0] rules_32_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8986.14-8986.37" */
  wire [1:0] rules_32_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8971.9-8971.32" */
  wire rules_32_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8972.9-8972.32" */
  wire rules_32_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8973.9-8973.32" */
  wire rules_32_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8974.9-8974.32" */
  wire rules_32_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8975.9-8975.33" */
  wire rules_32_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8976.9-8976.33" */
  wire rules_32_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8977.9-8977.33" */
  wire rules_32_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8978.9-8978.33" */
  wire rules_32_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8898.9-8898.25" */
  wire rules_32_io_en_r;
  /* hdlname = "rules_33 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4831.14-4831.20" */
  wire [1:0] \rules_33._GEN_0 ;
  /* hdlname = "rules_33 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4832.14-4832.20" */
  wire [1:0] \rules_33._GEN_1 ;
  /* hdlname = "rules_33 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4833.14-4833.20" */
  wire [2:0] \rules_33._GEN_2 ;
  /* hdlname = "rules_33 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4828.16-4828.29" */
  wire [1:0] \rules_33.io_AuxData_in ;
  /* hdlname = "rules_33 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4829.16-4829.30" */
  wire [1:0] \rules_33.io_AuxData_out ;
  /* hdlname = "rules_33 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4741.16-4741.34" */
  wire [1:0] \rules_33.io_Cache_in_0_Data ;
  /* hdlname = "rules_33 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4740.16-4740.35" */
  wire [1:0] \rules_33.io_Cache_in_0_State ;
  /* hdlname = "rules_33 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4743.16-4743.34" */
  wire [1:0] \rules_33.io_Cache_in_1_Data ;
  /* hdlname = "rules_33 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4742.16-4742.35" */
  wire [1:0] \rules_33.io_Cache_in_1_State ;
  /* hdlname = "rules_33 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4745.16-4745.34" */
  wire [1:0] \rules_33.io_Cache_in_2_Data ;
  /* hdlname = "rules_33 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4744.16-4744.35" */
  wire [1:0] \rules_33.io_Cache_in_2_State ;
  /* hdlname = "rules_33 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4747.16-4747.34" */
  wire [1:0] \rules_33.io_Cache_in_3_Data ;
  /* hdlname = "rules_33 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4746.16-4746.35" */
  wire [1:0] \rules_33.io_Cache_in_3_State ;
  /* hdlname = "rules_33 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4749.16-4749.35" */
  wire [1:0] \rules_33.io_Cache_out_0_Data ;
  /* hdlname = "rules_33 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4748.16-4748.36" */
  wire [1:0] \rules_33.io_Cache_out_0_State ;
  /* hdlname = "rules_33 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4751.16-4751.35" */
  wire [1:0] \rules_33.io_Cache_out_1_Data ;
  /* hdlname = "rules_33 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4750.16-4750.36" */
  wire [1:0] \rules_33.io_Cache_out_1_State ;
  /* hdlname = "rules_33 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4753.16-4753.35" */
  wire [1:0] \rules_33.io_Cache_out_2_Data ;
  /* hdlname = "rules_33 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4752.16-4752.36" */
  wire [1:0] \rules_33.io_Cache_out_2_State ;
  /* hdlname = "rules_33 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4755.16-4755.35" */
  wire [1:0] \rules_33.io_Cache_out_3_Data ;
  /* hdlname = "rules_33 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4754.16-4754.36" */
  wire [1:0] \rules_33.io_Cache_out_3_State ;
  /* hdlname = "rules_33 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4756.16-4756.33" */
  wire [2:0] \rules_33.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_33 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4757.16-4757.34" */
  wire [1:0] \rules_33.io_Chan1_in_0_Data ;
  /* hdlname = "rules_33 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4758.16-4758.33" */
  wire [2:0] \rules_33.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_33 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4759.16-4759.34" */
  wire [1:0] \rules_33.io_Chan1_in_1_Data ;
  /* hdlname = "rules_33 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4760.16-4760.33" */
  wire [2:0] \rules_33.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_33 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4761.16-4761.34" */
  wire [1:0] \rules_33.io_Chan1_in_2_Data ;
  /* hdlname = "rules_33 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4762.16-4762.33" */
  wire [2:0] \rules_33.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_33 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4763.16-4763.34" */
  wire [1:0] \rules_33.io_Chan1_in_3_Data ;
  /* hdlname = "rules_33 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4764.16-4764.34" */
  wire [2:0] \rules_33.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_33 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4765.16-4765.35" */
  wire [1:0] \rules_33.io_Chan1_out_0_Data ;
  /* hdlname = "rules_33 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4766.16-4766.34" */
  wire [2:0] \rules_33.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_33 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4767.16-4767.35" */
  wire [1:0] \rules_33.io_Chan1_out_1_Data ;
  /* hdlname = "rules_33 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4768.16-4768.34" */
  wire [2:0] \rules_33.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_33 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4769.16-4769.35" */
  wire [1:0] \rules_33.io_Chan1_out_2_Data ;
  /* hdlname = "rules_33 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4770.16-4770.34" */
  wire [2:0] \rules_33.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_33 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4771.16-4771.35" */
  wire [1:0] \rules_33.io_Chan1_out_3_Data ;
  /* hdlname = "rules_33 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4772.16-4772.33" */
  wire [2:0] \rules_33.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_33 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4773.16-4773.34" */
  wire [1:0] \rules_33.io_Chan2_in_0_Data ;
  /* hdlname = "rules_33 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4774.16-4774.33" */
  wire [2:0] \rules_33.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_33 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4775.16-4775.34" */
  wire [1:0] \rules_33.io_Chan2_in_1_Data ;
  /* hdlname = "rules_33 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4776.16-4776.33" */
  wire [2:0] \rules_33.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_33 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4777.16-4777.34" */
  wire [1:0] \rules_33.io_Chan2_in_2_Data ;
  /* hdlname = "rules_33 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4778.16-4778.33" */
  wire [2:0] \rules_33.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_33 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4779.16-4779.34" */
  wire [1:0] \rules_33.io_Chan2_in_3_Data ;
  /* hdlname = "rules_33 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4780.16-4780.34" */
  wire [2:0] \rules_33.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_33 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4781.16-4781.35" */
  wire [1:0] \rules_33.io_Chan2_out_0_Data ;
  /* hdlname = "rules_33 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4782.16-4782.34" */
  wire [2:0] \rules_33.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_33 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4783.16-4783.35" */
  wire [1:0] \rules_33.io_Chan2_out_1_Data ;
  /* hdlname = "rules_33 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4784.16-4784.34" */
  wire [2:0] \rules_33.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_33 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4785.16-4785.35" */
  wire [1:0] \rules_33.io_Chan2_out_2_Data ;
  /* hdlname = "rules_33 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4786.16-4786.34" */
  wire [2:0] \rules_33.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_33 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4787.16-4787.35" */
  wire [1:0] \rules_33.io_Chan2_out_3_Data ;
  /* hdlname = "rules_33 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4788.16-4788.33" */
  wire [2:0] \rules_33.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_33 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4789.16-4789.34" */
  wire [1:0] \rules_33.io_Chan3_in_0_Data ;
  /* hdlname = "rules_33 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4790.16-4790.33" */
  wire [2:0] \rules_33.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_33 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4791.16-4791.34" */
  wire [1:0] \rules_33.io_Chan3_in_1_Data ;
  /* hdlname = "rules_33 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4792.16-4792.33" */
  wire [2:0] \rules_33.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_33 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4793.16-4793.34" */
  wire [1:0] \rules_33.io_Chan3_in_2_Data ;
  /* hdlname = "rules_33 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4794.16-4794.33" */
  wire [2:0] \rules_33.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_33 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4795.16-4795.34" */
  wire [1:0] \rules_33.io_Chan3_in_3_Data ;
  /* hdlname = "rules_33 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4796.16-4796.34" */
  wire [2:0] \rules_33.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_33 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4797.16-4797.35" */
  wire [1:0] \rules_33.io_Chan3_out_0_Data ;
  /* hdlname = "rules_33 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4798.16-4798.34" */
  wire [2:0] \rules_33.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_33 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4799.16-4799.35" */
  wire [1:0] \rules_33.io_Chan3_out_1_Data ;
  /* hdlname = "rules_33 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4800.16-4800.34" */
  wire [2:0] \rules_33.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_33 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4801.16-4801.35" */
  wire [1:0] \rules_33.io_Chan3_out_2_Data ;
  /* hdlname = "rules_33 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4802.16-4802.34" */
  wire [2:0] \rules_33.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_33 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4803.16-4803.35" */
  wire [1:0] \rules_33.io_Chan3_out_3_Data ;
  /* hdlname = "rules_33 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4822.16-4822.28" */
  wire [2:0] \rules_33.io_CurCmd_in ;
  /* hdlname = "rules_33 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4823.16-4823.29" */
  wire [2:0] \rules_33.io_CurCmd_out ;
  /* hdlname = "rules_33 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4824.16-4824.28" */
  wire [1:0] \rules_33.io_CurPtr_in ;
  /* hdlname = "rules_33 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4825.16-4825.29" */
  wire [1:0] \rules_33.io_CurPtr_out ;
  /* hdlname = "rules_33 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4820.16-4820.28" */
  wire \rules_33.io_ExGntd_in ;
  /* hdlname = "rules_33 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4821.16-4821.29" */
  wire \rules_33.io_ExGntd_out ;
  /* hdlname = "rules_33 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4804.16-4804.30" */
  wire \rules_33.io_InvSet_in_0 ;
  /* hdlname = "rules_33 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4805.16-4805.30" */
  wire \rules_33.io_InvSet_in_1 ;
  /* hdlname = "rules_33 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4806.16-4806.30" */
  wire \rules_33.io_InvSet_in_2 ;
  /* hdlname = "rules_33 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4807.16-4807.30" */
  wire \rules_33.io_InvSet_in_3 ;
  /* hdlname = "rules_33 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4808.16-4808.31" */
  wire \rules_33.io_InvSet_out_0 ;
  /* hdlname = "rules_33 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4809.16-4809.31" */
  wire \rules_33.io_InvSet_out_1 ;
  /* hdlname = "rules_33 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4810.16-4810.31" */
  wire \rules_33.io_InvSet_out_2 ;
  /* hdlname = "rules_33 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4811.16-4811.31" */
  wire \rules_33.io_InvSet_out_3 ;
  /* hdlname = "rules_33 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4826.16-4826.29" */
  wire [1:0] \rules_33.io_MemData_in ;
  /* hdlname = "rules_33 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4827.16-4827.30" */
  wire [1:0] \rules_33.io_MemData_out ;
  /* hdlname = "rules_33 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4812.16-4812.30" */
  wire \rules_33.io_ShrSet_in_0 ;
  /* hdlname = "rules_33 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4813.16-4813.30" */
  wire \rules_33.io_ShrSet_in_1 ;
  /* hdlname = "rules_33 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4814.16-4814.30" */
  wire \rules_33.io_ShrSet_in_2 ;
  /* hdlname = "rules_33 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4815.16-4815.30" */
  wire \rules_33.io_ShrSet_in_3 ;
  /* hdlname = "rules_33 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4816.16-4816.31" */
  wire \rules_33.io_ShrSet_out_0 ;
  /* hdlname = "rules_33 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4817.16-4817.31" */
  wire \rules_33.io_ShrSet_out_1 ;
  /* hdlname = "rules_33 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4818.16-4818.31" */
  wire \rules_33.io_ShrSet_out_2 ;
  /* hdlname = "rules_33 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4819.16-4819.31" */
  wire \rules_33.io_ShrSet_out_3 ;
  /* hdlname = "rules_33 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4739.16-4739.23" */
  wire \rules_33.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9078.14-9078.36" */
  wire [1:0] rules_33_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9079.14-9079.37" */
  wire [1:0] rules_33_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8991.14-8991.41" */
  wire [1:0] rules_33_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8990.14-8990.42" */
  wire [1:0] rules_33_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8993.14-8993.41" */
  wire [1:0] rules_33_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8992.14-8992.42" */
  wire [1:0] rules_33_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8995.14-8995.41" */
  wire [1:0] rules_33_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8994.14-8994.42" */
  wire [1:0] rules_33_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8997.14-8997.41" */
  wire [1:0] rules_33_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8996.14-8996.42" */
  wire [1:0] rules_33_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8999.14-8999.42" */
  wire [1:0] rules_33_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8998.14-8998.43" */
  wire [1:0] rules_33_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9001.14-9001.42" */
  wire [1:0] rules_33_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9000.14-9000.43" */
  wire [1:0] rules_33_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9003.14-9003.42" */
  wire [1:0] rules_33_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9002.14-9002.43" */
  wire [1:0] rules_33_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9005.14-9005.42" */
  wire [1:0] rules_33_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9004.14-9004.43" */
  wire [1:0] rules_33_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9006.14-9006.40" */
  wire [2:0] rules_33_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9007.14-9007.41" */
  wire [1:0] rules_33_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9008.14-9008.40" */
  wire [2:0] rules_33_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9009.14-9009.41" */
  wire [1:0] rules_33_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9010.14-9010.40" */
  wire [2:0] rules_33_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9011.14-9011.41" */
  wire [1:0] rules_33_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9012.14-9012.40" */
  wire [2:0] rules_33_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9013.14-9013.41" */
  wire [1:0] rules_33_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9014.14-9014.41" */
  wire [2:0] rules_33_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9015.14-9015.42" */
  wire [1:0] rules_33_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9016.14-9016.41" */
  wire [2:0] rules_33_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9017.14-9017.42" */
  wire [1:0] rules_33_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9018.14-9018.41" */
  wire [2:0] rules_33_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9019.14-9019.42" */
  wire [1:0] rules_33_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9020.14-9020.41" */
  wire [2:0] rules_33_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9021.14-9021.42" */
  wire [1:0] rules_33_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9022.14-9022.40" */
  wire [2:0] rules_33_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9023.14-9023.41" */
  wire [1:0] rules_33_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9024.14-9024.40" */
  wire [2:0] rules_33_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9025.14-9025.41" */
  wire [1:0] rules_33_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9026.14-9026.40" */
  wire [2:0] rules_33_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9027.14-9027.41" */
  wire [1:0] rules_33_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9028.14-9028.40" */
  wire [2:0] rules_33_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9029.14-9029.41" */
  wire [1:0] rules_33_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9030.14-9030.41" */
  wire [2:0] rules_33_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9031.14-9031.42" */
  wire [1:0] rules_33_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9032.14-9032.41" */
  wire [2:0] rules_33_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9033.14-9033.42" */
  wire [1:0] rules_33_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9034.14-9034.41" */
  wire [2:0] rules_33_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9035.14-9035.42" */
  wire [1:0] rules_33_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9036.14-9036.41" */
  wire [2:0] rules_33_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9037.14-9037.42" */
  wire [1:0] rules_33_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9038.14-9038.40" */
  wire [2:0] rules_33_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9039.14-9039.41" */
  wire [1:0] rules_33_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9040.14-9040.40" */
  wire [2:0] rules_33_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9041.14-9041.41" */
  wire [1:0] rules_33_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9042.14-9042.40" */
  wire [2:0] rules_33_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9043.14-9043.41" */
  wire [1:0] rules_33_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9044.14-9044.40" */
  wire [2:0] rules_33_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9045.14-9045.41" */
  wire [1:0] rules_33_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9046.14-9046.41" */
  wire [2:0] rules_33_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9047.14-9047.42" */
  wire [1:0] rules_33_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9048.14-9048.41" */
  wire [2:0] rules_33_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9049.14-9049.42" */
  wire [1:0] rules_33_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9050.14-9050.41" */
  wire [2:0] rules_33_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9051.14-9051.42" */
  wire [1:0] rules_33_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9052.14-9052.41" */
  wire [2:0] rules_33_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9053.14-9053.42" */
  wire [1:0] rules_33_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9072.14-9072.35" */
  wire [2:0] rules_33_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9073.14-9073.36" */
  wire [2:0] rules_33_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9074.14-9074.35" */
  wire [1:0] rules_33_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9075.14-9075.36" */
  wire [1:0] rules_33_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9070.9-9070.30" */
  wire rules_33_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9071.9-9071.31" */
  wire rules_33_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9054.9-9054.32" */
  wire rules_33_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9055.9-9055.32" */
  wire rules_33_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9056.9-9056.32" */
  wire rules_33_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9057.9-9057.32" */
  wire rules_33_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9058.9-9058.33" */
  wire rules_33_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9059.9-9059.33" */
  wire rules_33_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9060.9-9060.33" */
  wire rules_33_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9061.9-9061.33" */
  wire rules_33_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9076.14-9076.36" */
  wire [1:0] rules_33_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9077.14-9077.37" */
  wire [1:0] rules_33_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9062.9-9062.32" */
  wire rules_33_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9063.9-9063.32" */
  wire rules_33_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9064.9-9064.32" */
  wire rules_33_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9065.9-9065.32" */
  wire rules_33_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9066.9-9066.33" */
  wire rules_33_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9067.9-9067.33" */
  wire rules_33_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9068.9-9068.33" */
  wire rules_33_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9069.9-9069.33" */
  wire rules_33_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:8989.9-8989.25" */
  wire rules_33_io_en_r;
  /* hdlname = "rules_34 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4973.14-4973.20" */
  wire [1:0] \rules_34._GEN_0 ;
  /* hdlname = "rules_34 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4974.14-4974.20" */
  wire [1:0] \rules_34._GEN_1 ;
  /* hdlname = "rules_34 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4975.14-4975.20" */
  wire [2:0] \rules_34._GEN_2 ;
  /* hdlname = "rules_34 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4970.16-4970.29" */
  wire [1:0] \rules_34.io_AuxData_in ;
  /* hdlname = "rules_34 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4971.16-4971.30" */
  wire [1:0] \rules_34.io_AuxData_out ;
  /* hdlname = "rules_34 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4883.16-4883.34" */
  wire [1:0] \rules_34.io_Cache_in_0_Data ;
  /* hdlname = "rules_34 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4882.16-4882.35" */
  wire [1:0] \rules_34.io_Cache_in_0_State ;
  /* hdlname = "rules_34 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4885.16-4885.34" */
  wire [1:0] \rules_34.io_Cache_in_1_Data ;
  /* hdlname = "rules_34 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4884.16-4884.35" */
  wire [1:0] \rules_34.io_Cache_in_1_State ;
  /* hdlname = "rules_34 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4887.16-4887.34" */
  wire [1:0] \rules_34.io_Cache_in_2_Data ;
  /* hdlname = "rules_34 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4886.16-4886.35" */
  wire [1:0] \rules_34.io_Cache_in_2_State ;
  /* hdlname = "rules_34 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4889.16-4889.34" */
  wire [1:0] \rules_34.io_Cache_in_3_Data ;
  /* hdlname = "rules_34 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4888.16-4888.35" */
  wire [1:0] \rules_34.io_Cache_in_3_State ;
  /* hdlname = "rules_34 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4891.16-4891.35" */
  wire [1:0] \rules_34.io_Cache_out_0_Data ;
  /* hdlname = "rules_34 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4890.16-4890.36" */
  wire [1:0] \rules_34.io_Cache_out_0_State ;
  /* hdlname = "rules_34 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4893.16-4893.35" */
  wire [1:0] \rules_34.io_Cache_out_1_Data ;
  /* hdlname = "rules_34 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4892.16-4892.36" */
  wire [1:0] \rules_34.io_Cache_out_1_State ;
  /* hdlname = "rules_34 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4895.16-4895.35" */
  wire [1:0] \rules_34.io_Cache_out_2_Data ;
  /* hdlname = "rules_34 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4894.16-4894.36" */
  wire [1:0] \rules_34.io_Cache_out_2_State ;
  /* hdlname = "rules_34 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4897.16-4897.35" */
  wire [1:0] \rules_34.io_Cache_out_3_Data ;
  /* hdlname = "rules_34 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4896.16-4896.36" */
  wire [1:0] \rules_34.io_Cache_out_3_State ;
  /* hdlname = "rules_34 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4898.16-4898.33" */
  wire [2:0] \rules_34.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_34 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4899.16-4899.34" */
  wire [1:0] \rules_34.io_Chan1_in_0_Data ;
  /* hdlname = "rules_34 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4900.16-4900.33" */
  wire [2:0] \rules_34.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_34 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4901.16-4901.34" */
  wire [1:0] \rules_34.io_Chan1_in_1_Data ;
  /* hdlname = "rules_34 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4902.16-4902.33" */
  wire [2:0] \rules_34.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_34 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4903.16-4903.34" */
  wire [1:0] \rules_34.io_Chan1_in_2_Data ;
  /* hdlname = "rules_34 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4904.16-4904.33" */
  wire [2:0] \rules_34.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_34 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4905.16-4905.34" */
  wire [1:0] \rules_34.io_Chan1_in_3_Data ;
  /* hdlname = "rules_34 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4906.16-4906.34" */
  wire [2:0] \rules_34.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_34 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4907.16-4907.35" */
  wire [1:0] \rules_34.io_Chan1_out_0_Data ;
  /* hdlname = "rules_34 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4908.16-4908.34" */
  wire [2:0] \rules_34.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_34 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4909.16-4909.35" */
  wire [1:0] \rules_34.io_Chan1_out_1_Data ;
  /* hdlname = "rules_34 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4910.16-4910.34" */
  wire [2:0] \rules_34.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_34 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4911.16-4911.35" */
  wire [1:0] \rules_34.io_Chan1_out_2_Data ;
  /* hdlname = "rules_34 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4912.16-4912.34" */
  wire [2:0] \rules_34.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_34 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4913.16-4913.35" */
  wire [1:0] \rules_34.io_Chan1_out_3_Data ;
  /* hdlname = "rules_34 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4914.16-4914.33" */
  wire [2:0] \rules_34.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_34 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4915.16-4915.34" */
  wire [1:0] \rules_34.io_Chan2_in_0_Data ;
  /* hdlname = "rules_34 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4916.16-4916.33" */
  wire [2:0] \rules_34.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_34 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4917.16-4917.34" */
  wire [1:0] \rules_34.io_Chan2_in_1_Data ;
  /* hdlname = "rules_34 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4918.16-4918.33" */
  wire [2:0] \rules_34.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_34 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4919.16-4919.34" */
  wire [1:0] \rules_34.io_Chan2_in_2_Data ;
  /* hdlname = "rules_34 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4920.16-4920.33" */
  wire [2:0] \rules_34.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_34 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4921.16-4921.34" */
  wire [1:0] \rules_34.io_Chan2_in_3_Data ;
  /* hdlname = "rules_34 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4922.16-4922.34" */
  wire [2:0] \rules_34.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_34 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4923.16-4923.35" */
  wire [1:0] \rules_34.io_Chan2_out_0_Data ;
  /* hdlname = "rules_34 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4924.16-4924.34" */
  wire [2:0] \rules_34.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_34 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4925.16-4925.35" */
  wire [1:0] \rules_34.io_Chan2_out_1_Data ;
  /* hdlname = "rules_34 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4926.16-4926.34" */
  wire [2:0] \rules_34.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_34 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4927.16-4927.35" */
  wire [1:0] \rules_34.io_Chan2_out_2_Data ;
  /* hdlname = "rules_34 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4928.16-4928.34" */
  wire [2:0] \rules_34.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_34 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4929.16-4929.35" */
  wire [1:0] \rules_34.io_Chan2_out_3_Data ;
  /* hdlname = "rules_34 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4930.16-4930.33" */
  wire [2:0] \rules_34.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_34 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4931.16-4931.34" */
  wire [1:0] \rules_34.io_Chan3_in_0_Data ;
  /* hdlname = "rules_34 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4932.16-4932.33" */
  wire [2:0] \rules_34.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_34 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4933.16-4933.34" */
  wire [1:0] \rules_34.io_Chan3_in_1_Data ;
  /* hdlname = "rules_34 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4934.16-4934.33" */
  wire [2:0] \rules_34.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_34 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4935.16-4935.34" */
  wire [1:0] \rules_34.io_Chan3_in_2_Data ;
  /* hdlname = "rules_34 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4936.16-4936.33" */
  wire [2:0] \rules_34.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_34 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4937.16-4937.34" */
  wire [1:0] \rules_34.io_Chan3_in_3_Data ;
  /* hdlname = "rules_34 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4938.16-4938.34" */
  wire [2:0] \rules_34.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_34 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4939.16-4939.35" */
  wire [1:0] \rules_34.io_Chan3_out_0_Data ;
  /* hdlname = "rules_34 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4940.16-4940.34" */
  wire [2:0] \rules_34.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_34 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4941.16-4941.35" */
  wire [1:0] \rules_34.io_Chan3_out_1_Data ;
  /* hdlname = "rules_34 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4942.16-4942.34" */
  wire [2:0] \rules_34.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_34 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4943.16-4943.35" */
  wire [1:0] \rules_34.io_Chan3_out_2_Data ;
  /* hdlname = "rules_34 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4944.16-4944.34" */
  wire [2:0] \rules_34.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_34 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4945.16-4945.35" */
  wire [1:0] \rules_34.io_Chan3_out_3_Data ;
  /* hdlname = "rules_34 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4964.16-4964.28" */
  wire [2:0] \rules_34.io_CurCmd_in ;
  /* hdlname = "rules_34 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4965.16-4965.29" */
  wire [2:0] \rules_34.io_CurCmd_out ;
  /* hdlname = "rules_34 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4966.16-4966.28" */
  wire [1:0] \rules_34.io_CurPtr_in ;
  /* hdlname = "rules_34 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4967.16-4967.29" */
  wire [1:0] \rules_34.io_CurPtr_out ;
  /* hdlname = "rules_34 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4962.16-4962.28" */
  wire \rules_34.io_ExGntd_in ;
  /* hdlname = "rules_34 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4963.16-4963.29" */
  wire \rules_34.io_ExGntd_out ;
  /* hdlname = "rules_34 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4946.16-4946.30" */
  wire \rules_34.io_InvSet_in_0 ;
  /* hdlname = "rules_34 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4947.16-4947.30" */
  wire \rules_34.io_InvSet_in_1 ;
  /* hdlname = "rules_34 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4948.16-4948.30" */
  wire \rules_34.io_InvSet_in_2 ;
  /* hdlname = "rules_34 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4949.16-4949.30" */
  wire \rules_34.io_InvSet_in_3 ;
  /* hdlname = "rules_34 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4950.16-4950.31" */
  wire \rules_34.io_InvSet_out_0 ;
  /* hdlname = "rules_34 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4951.16-4951.31" */
  wire \rules_34.io_InvSet_out_1 ;
  /* hdlname = "rules_34 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4952.16-4952.31" */
  wire \rules_34.io_InvSet_out_2 ;
  /* hdlname = "rules_34 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4953.16-4953.31" */
  wire \rules_34.io_InvSet_out_3 ;
  /* hdlname = "rules_34 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4968.16-4968.29" */
  wire [1:0] \rules_34.io_MemData_in ;
  /* hdlname = "rules_34 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4969.16-4969.30" */
  wire [1:0] \rules_34.io_MemData_out ;
  /* hdlname = "rules_34 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4954.16-4954.30" */
  wire \rules_34.io_ShrSet_in_0 ;
  /* hdlname = "rules_34 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4955.16-4955.30" */
  wire \rules_34.io_ShrSet_in_1 ;
  /* hdlname = "rules_34 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4956.16-4956.30" */
  wire \rules_34.io_ShrSet_in_2 ;
  /* hdlname = "rules_34 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4957.16-4957.30" */
  wire \rules_34.io_ShrSet_in_3 ;
  /* hdlname = "rules_34 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4958.16-4958.31" */
  wire \rules_34.io_ShrSet_out_0 ;
  /* hdlname = "rules_34 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4959.16-4959.31" */
  wire \rules_34.io_ShrSet_out_1 ;
  /* hdlname = "rules_34 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4960.16-4960.31" */
  wire \rules_34.io_ShrSet_out_2 ;
  /* hdlname = "rules_34 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4961.16-4961.31" */
  wire \rules_34.io_ShrSet_out_3 ;
  /* hdlname = "rules_34 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4881.16-4881.23" */
  wire \rules_34.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9169.14-9169.36" */
  wire [1:0] rules_34_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9170.14-9170.37" */
  wire [1:0] rules_34_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9082.14-9082.41" */
  wire [1:0] rules_34_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9081.14-9081.42" */
  wire [1:0] rules_34_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9084.14-9084.41" */
  wire [1:0] rules_34_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9083.14-9083.42" */
  wire [1:0] rules_34_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9086.14-9086.41" */
  wire [1:0] rules_34_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9085.14-9085.42" */
  wire [1:0] rules_34_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9088.14-9088.41" */
  wire [1:0] rules_34_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9087.14-9087.42" */
  wire [1:0] rules_34_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9090.14-9090.42" */
  wire [1:0] rules_34_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9089.14-9089.43" */
  wire [1:0] rules_34_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9092.14-9092.42" */
  wire [1:0] rules_34_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9091.14-9091.43" */
  wire [1:0] rules_34_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9094.14-9094.42" */
  wire [1:0] rules_34_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9093.14-9093.43" */
  wire [1:0] rules_34_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9096.14-9096.42" */
  wire [1:0] rules_34_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9095.14-9095.43" */
  wire [1:0] rules_34_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9097.14-9097.40" */
  wire [2:0] rules_34_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9098.14-9098.41" */
  wire [1:0] rules_34_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9099.14-9099.40" */
  wire [2:0] rules_34_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9100.14-9100.41" */
  wire [1:0] rules_34_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9101.14-9101.40" */
  wire [2:0] rules_34_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9102.14-9102.41" */
  wire [1:0] rules_34_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9103.14-9103.40" */
  wire [2:0] rules_34_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9104.14-9104.41" */
  wire [1:0] rules_34_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9105.14-9105.41" */
  wire [2:0] rules_34_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9106.14-9106.42" */
  wire [1:0] rules_34_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9107.14-9107.41" */
  wire [2:0] rules_34_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9108.14-9108.42" */
  wire [1:0] rules_34_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9109.14-9109.41" */
  wire [2:0] rules_34_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9110.14-9110.42" */
  wire [1:0] rules_34_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9111.14-9111.41" */
  wire [2:0] rules_34_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9112.14-9112.42" */
  wire [1:0] rules_34_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9113.14-9113.40" */
  wire [2:0] rules_34_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9114.14-9114.41" */
  wire [1:0] rules_34_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9115.14-9115.40" */
  wire [2:0] rules_34_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9116.14-9116.41" */
  wire [1:0] rules_34_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9117.14-9117.40" */
  wire [2:0] rules_34_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9118.14-9118.41" */
  wire [1:0] rules_34_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9119.14-9119.40" */
  wire [2:0] rules_34_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9120.14-9120.41" */
  wire [1:0] rules_34_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9121.14-9121.41" */
  wire [2:0] rules_34_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9122.14-9122.42" */
  wire [1:0] rules_34_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9123.14-9123.41" */
  wire [2:0] rules_34_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9124.14-9124.42" */
  wire [1:0] rules_34_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9125.14-9125.41" */
  wire [2:0] rules_34_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9126.14-9126.42" */
  wire [1:0] rules_34_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9127.14-9127.41" */
  wire [2:0] rules_34_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9128.14-9128.42" */
  wire [1:0] rules_34_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9129.14-9129.40" */
  wire [2:0] rules_34_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9130.14-9130.41" */
  wire [1:0] rules_34_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9131.14-9131.40" */
  wire [2:0] rules_34_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9132.14-9132.41" */
  wire [1:0] rules_34_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9133.14-9133.40" */
  wire [2:0] rules_34_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9134.14-9134.41" */
  wire [1:0] rules_34_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9135.14-9135.40" */
  wire [2:0] rules_34_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9136.14-9136.41" */
  wire [1:0] rules_34_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9137.14-9137.41" */
  wire [2:0] rules_34_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9138.14-9138.42" */
  wire [1:0] rules_34_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9139.14-9139.41" */
  wire [2:0] rules_34_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9140.14-9140.42" */
  wire [1:0] rules_34_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9141.14-9141.41" */
  wire [2:0] rules_34_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9142.14-9142.42" */
  wire [1:0] rules_34_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9143.14-9143.41" */
  wire [2:0] rules_34_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9144.14-9144.42" */
  wire [1:0] rules_34_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9163.14-9163.35" */
  wire [2:0] rules_34_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9164.14-9164.36" */
  wire [2:0] rules_34_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9165.14-9165.35" */
  wire [1:0] rules_34_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9166.14-9166.36" */
  wire [1:0] rules_34_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9161.9-9161.30" */
  wire rules_34_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9162.9-9162.31" */
  wire rules_34_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9145.9-9145.32" */
  wire rules_34_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9146.9-9146.32" */
  wire rules_34_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9147.9-9147.32" */
  wire rules_34_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9148.9-9148.32" */
  wire rules_34_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9149.9-9149.33" */
  wire rules_34_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9150.9-9150.33" */
  wire rules_34_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9151.9-9151.33" */
  wire rules_34_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9152.9-9152.33" */
  wire rules_34_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9167.14-9167.36" */
  wire [1:0] rules_34_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9168.14-9168.37" */
  wire [1:0] rules_34_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9153.9-9153.32" */
  wire rules_34_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9154.9-9154.32" */
  wire rules_34_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9155.9-9155.32" */
  wire rules_34_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9156.9-9156.32" */
  wire rules_34_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9157.9-9157.33" */
  wire rules_34_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9158.9-9158.33" */
  wire rules_34_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9159.9-9159.33" */
  wire rules_34_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9160.9-9160.33" */
  wire rules_34_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9080.9-9080.25" */
  wire rules_34_io_en_r;
  /* hdlname = "rules_35 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5115.14-5115.20" */
  wire [1:0] \rules_35._GEN_0 ;
  /* hdlname = "rules_35 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.14-5116.20" */
  wire [2:0] \rules_35._GEN_1 ;
  /* hdlname = "rules_35 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.14-5117.20" */
  wire [2:0] \rules_35._GEN_2 ;
  /* hdlname = "rules_35 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.14-5118.20" */
  wire [1:0] \rules_35._GEN_3 ;
  /* hdlname = "rules_35 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.14-5119.20" */
  wire [1:0] \rules_35._GEN_4 ;
  /* hdlname = "rules_35 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5112.16-5112.29" */
  wire [1:0] \rules_35.io_AuxData_in ;
  /* hdlname = "rules_35 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5113.16-5113.30" */
  wire [1:0] \rules_35.io_AuxData_out ;
  /* hdlname = "rules_35 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5025.16-5025.34" */
  wire [1:0] \rules_35.io_Cache_in_0_Data ;
  /* hdlname = "rules_35 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5024.16-5024.35" */
  wire [1:0] \rules_35.io_Cache_in_0_State ;
  /* hdlname = "rules_35 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5027.16-5027.34" */
  wire [1:0] \rules_35.io_Cache_in_1_Data ;
  /* hdlname = "rules_35 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5026.16-5026.35" */
  wire [1:0] \rules_35.io_Cache_in_1_State ;
  /* hdlname = "rules_35 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5029.16-5029.34" */
  wire [1:0] \rules_35.io_Cache_in_2_Data ;
  /* hdlname = "rules_35 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5028.16-5028.35" */
  wire [1:0] \rules_35.io_Cache_in_2_State ;
  /* hdlname = "rules_35 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5031.16-5031.34" */
  wire [1:0] \rules_35.io_Cache_in_3_Data ;
  /* hdlname = "rules_35 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5030.16-5030.35" */
  wire [1:0] \rules_35.io_Cache_in_3_State ;
  /* hdlname = "rules_35 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5033.16-5033.35" */
  wire [1:0] \rules_35.io_Cache_out_0_Data ;
  /* hdlname = "rules_35 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5032.16-5032.36" */
  wire [1:0] \rules_35.io_Cache_out_0_State ;
  /* hdlname = "rules_35 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5035.16-5035.35" */
  wire [1:0] \rules_35.io_Cache_out_1_Data ;
  /* hdlname = "rules_35 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5034.16-5034.36" */
  wire [1:0] \rules_35.io_Cache_out_1_State ;
  /* hdlname = "rules_35 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5037.16-5037.35" */
  wire [1:0] \rules_35.io_Cache_out_2_Data ;
  /* hdlname = "rules_35 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5036.16-5036.36" */
  wire [1:0] \rules_35.io_Cache_out_2_State ;
  /* hdlname = "rules_35 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5039.16-5039.35" */
  wire [1:0] \rules_35.io_Cache_out_3_Data ;
  /* hdlname = "rules_35 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5038.16-5038.36" */
  wire [1:0] \rules_35.io_Cache_out_3_State ;
  /* hdlname = "rules_35 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5040.16-5040.33" */
  wire [2:0] \rules_35.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_35 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5041.16-5041.34" */
  wire [1:0] \rules_35.io_Chan1_in_0_Data ;
  /* hdlname = "rules_35 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5042.16-5042.33" */
  wire [2:0] \rules_35.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_35 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5043.16-5043.34" */
  wire [1:0] \rules_35.io_Chan1_in_1_Data ;
  /* hdlname = "rules_35 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5044.16-5044.33" */
  wire [2:0] \rules_35.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_35 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5045.16-5045.34" */
  wire [1:0] \rules_35.io_Chan1_in_2_Data ;
  /* hdlname = "rules_35 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5046.16-5046.33" */
  wire [2:0] \rules_35.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_35 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5047.16-5047.34" */
  wire [1:0] \rules_35.io_Chan1_in_3_Data ;
  /* hdlname = "rules_35 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5048.16-5048.34" */
  wire [2:0] \rules_35.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_35 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5049.16-5049.35" */
  wire [1:0] \rules_35.io_Chan1_out_0_Data ;
  /* hdlname = "rules_35 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5050.16-5050.34" */
  wire [2:0] \rules_35.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_35 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5051.16-5051.35" */
  wire [1:0] \rules_35.io_Chan1_out_1_Data ;
  /* hdlname = "rules_35 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5052.16-5052.34" */
  wire [2:0] \rules_35.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_35 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5053.16-5053.35" */
  wire [1:0] \rules_35.io_Chan1_out_2_Data ;
  /* hdlname = "rules_35 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5054.16-5054.34" */
  wire [2:0] \rules_35.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_35 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5055.16-5055.35" */
  wire [1:0] \rules_35.io_Chan1_out_3_Data ;
  /* hdlname = "rules_35 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5056.16-5056.33" */
  wire [2:0] \rules_35.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_35 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5057.16-5057.34" */
  wire [1:0] \rules_35.io_Chan2_in_0_Data ;
  /* hdlname = "rules_35 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5058.16-5058.33" */
  wire [2:0] \rules_35.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_35 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5059.16-5059.34" */
  wire [1:0] \rules_35.io_Chan2_in_1_Data ;
  /* hdlname = "rules_35 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5060.16-5060.33" */
  wire [2:0] \rules_35.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_35 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5061.16-5061.34" */
  wire [1:0] \rules_35.io_Chan2_in_2_Data ;
  /* hdlname = "rules_35 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5062.16-5062.33" */
  wire [2:0] \rules_35.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_35 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5063.16-5063.34" */
  wire [1:0] \rules_35.io_Chan2_in_3_Data ;
  /* hdlname = "rules_35 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5064.16-5064.34" */
  wire [2:0] \rules_35.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_35 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5065.16-5065.35" */
  wire [1:0] \rules_35.io_Chan2_out_0_Data ;
  /* hdlname = "rules_35 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5066.16-5066.34" */
  wire [2:0] \rules_35.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_35 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5067.16-5067.35" */
  wire [1:0] \rules_35.io_Chan2_out_1_Data ;
  /* hdlname = "rules_35 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5068.16-5068.34" */
  wire [2:0] \rules_35.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_35 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5069.16-5069.35" */
  wire [1:0] \rules_35.io_Chan2_out_2_Data ;
  /* hdlname = "rules_35 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5070.16-5070.34" */
  wire [2:0] \rules_35.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_35 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5071.16-5071.35" */
  wire [1:0] \rules_35.io_Chan2_out_3_Data ;
  /* hdlname = "rules_35 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5072.16-5072.33" */
  wire [2:0] \rules_35.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_35 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5073.16-5073.34" */
  wire [1:0] \rules_35.io_Chan3_in_0_Data ;
  /* hdlname = "rules_35 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5074.16-5074.33" */
  wire [2:0] \rules_35.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_35 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5075.16-5075.34" */
  wire [1:0] \rules_35.io_Chan3_in_1_Data ;
  /* hdlname = "rules_35 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5076.16-5076.33" */
  wire [2:0] \rules_35.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_35 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5077.16-5077.34" */
  wire [1:0] \rules_35.io_Chan3_in_2_Data ;
  /* hdlname = "rules_35 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5078.16-5078.33" */
  wire [2:0] \rules_35.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_35 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5079.16-5079.34" */
  wire [1:0] \rules_35.io_Chan3_in_3_Data ;
  /* hdlname = "rules_35 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5080.16-5080.34" */
  wire [2:0] \rules_35.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_35 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5081.16-5081.35" */
  wire [1:0] \rules_35.io_Chan3_out_0_Data ;
  /* hdlname = "rules_35 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5082.16-5082.34" */
  wire [2:0] \rules_35.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_35 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5083.16-5083.35" */
  wire [1:0] \rules_35.io_Chan3_out_1_Data ;
  /* hdlname = "rules_35 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5084.16-5084.34" */
  wire [2:0] \rules_35.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_35 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5085.16-5085.35" */
  wire [1:0] \rules_35.io_Chan3_out_2_Data ;
  /* hdlname = "rules_35 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5086.16-5086.34" */
  wire [2:0] \rules_35.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_35 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5087.16-5087.35" */
  wire [1:0] \rules_35.io_Chan3_out_3_Data ;
  /* hdlname = "rules_35 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5106.16-5106.28" */
  wire [2:0] \rules_35.io_CurCmd_in ;
  /* hdlname = "rules_35 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5107.16-5107.29" */
  wire [2:0] \rules_35.io_CurCmd_out ;
  /* hdlname = "rules_35 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5108.16-5108.28" */
  wire [1:0] \rules_35.io_CurPtr_in ;
  /* hdlname = "rules_35 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5109.16-5109.29" */
  wire [1:0] \rules_35.io_CurPtr_out ;
  /* hdlname = "rules_35 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5104.16-5104.28" */
  wire \rules_35.io_ExGntd_in ;
  /* hdlname = "rules_35 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5105.16-5105.29" */
  wire \rules_35.io_ExGntd_out ;
  /* hdlname = "rules_35 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5088.16-5088.30" */
  wire \rules_35.io_InvSet_in_0 ;
  /* hdlname = "rules_35 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5089.16-5089.30" */
  wire \rules_35.io_InvSet_in_1 ;
  /* hdlname = "rules_35 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5090.16-5090.30" */
  wire \rules_35.io_InvSet_in_2 ;
  /* hdlname = "rules_35 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5091.16-5091.30" */
  wire \rules_35.io_InvSet_in_3 ;
  /* hdlname = "rules_35 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5092.16-5092.31" */
  wire \rules_35.io_InvSet_out_0 ;
  /* hdlname = "rules_35 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5093.16-5093.31" */
  wire \rules_35.io_InvSet_out_1 ;
  /* hdlname = "rules_35 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5094.16-5094.31" */
  wire \rules_35.io_InvSet_out_2 ;
  /* hdlname = "rules_35 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5095.16-5095.31" */
  wire \rules_35.io_InvSet_out_3 ;
  /* hdlname = "rules_35 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5110.16-5110.29" */
  wire [1:0] \rules_35.io_MemData_in ;
  /* hdlname = "rules_35 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5111.16-5111.30" */
  wire [1:0] \rules_35.io_MemData_out ;
  /* hdlname = "rules_35 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5096.16-5096.30" */
  wire \rules_35.io_ShrSet_in_0 ;
  /* hdlname = "rules_35 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5097.16-5097.30" */
  wire \rules_35.io_ShrSet_in_1 ;
  /* hdlname = "rules_35 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5098.16-5098.30" */
  wire \rules_35.io_ShrSet_in_2 ;
  /* hdlname = "rules_35 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5099.16-5099.30" */
  wire \rules_35.io_ShrSet_in_3 ;
  /* hdlname = "rules_35 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5100.16-5100.31" */
  wire \rules_35.io_ShrSet_out_0 ;
  /* hdlname = "rules_35 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5101.16-5101.31" */
  wire \rules_35.io_ShrSet_out_1 ;
  /* hdlname = "rules_35 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5102.16-5102.31" */
  wire \rules_35.io_ShrSet_out_2 ;
  /* hdlname = "rules_35 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5103.16-5103.31" */
  wire \rules_35.io_ShrSet_out_3 ;
  /* hdlname = "rules_35 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5023.16-5023.23" */
  wire \rules_35.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9260.14-9260.36" */
  wire [1:0] rules_35_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9261.14-9261.37" */
  wire [1:0] rules_35_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9173.14-9173.41" */
  wire [1:0] rules_35_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9172.14-9172.42" */
  wire [1:0] rules_35_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9175.14-9175.41" */
  wire [1:0] rules_35_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9174.14-9174.42" */
  wire [1:0] rules_35_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9177.14-9177.41" */
  wire [1:0] rules_35_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9176.14-9176.42" */
  wire [1:0] rules_35_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9179.14-9179.41" */
  wire [1:0] rules_35_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9178.14-9178.42" */
  wire [1:0] rules_35_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9181.14-9181.42" */
  wire [1:0] rules_35_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9180.14-9180.43" */
  wire [1:0] rules_35_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9183.14-9183.42" */
  wire [1:0] rules_35_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9182.14-9182.43" */
  wire [1:0] rules_35_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9185.14-9185.42" */
  wire [1:0] rules_35_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9184.14-9184.43" */
  wire [1:0] rules_35_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9187.14-9187.42" */
  wire [1:0] rules_35_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9186.14-9186.43" */
  wire [1:0] rules_35_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9188.14-9188.40" */
  wire [2:0] rules_35_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9189.14-9189.41" */
  wire [1:0] rules_35_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9190.14-9190.40" */
  wire [2:0] rules_35_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9191.14-9191.41" */
  wire [1:0] rules_35_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9192.14-9192.40" */
  wire [2:0] rules_35_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9193.14-9193.41" */
  wire [1:0] rules_35_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9194.14-9194.40" */
  wire [2:0] rules_35_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9195.14-9195.41" */
  wire [1:0] rules_35_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9196.14-9196.41" */
  wire [2:0] rules_35_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9197.14-9197.42" */
  wire [1:0] rules_35_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9198.14-9198.41" */
  wire [2:0] rules_35_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9199.14-9199.42" */
  wire [1:0] rules_35_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9200.14-9200.41" */
  wire [2:0] rules_35_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9201.14-9201.42" */
  wire [1:0] rules_35_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9202.14-9202.41" */
  wire [2:0] rules_35_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9203.14-9203.42" */
  wire [1:0] rules_35_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9204.14-9204.40" */
  wire [2:0] rules_35_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9205.14-9205.41" */
  wire [1:0] rules_35_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9206.14-9206.40" */
  wire [2:0] rules_35_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9207.14-9207.41" */
  wire [1:0] rules_35_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9208.14-9208.40" */
  wire [2:0] rules_35_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9209.14-9209.41" */
  wire [1:0] rules_35_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9210.14-9210.40" */
  wire [2:0] rules_35_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9211.14-9211.41" */
  wire [1:0] rules_35_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9212.14-9212.41" */
  wire [2:0] rules_35_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9213.14-9213.42" */
  wire [1:0] rules_35_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9214.14-9214.41" */
  wire [2:0] rules_35_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9215.14-9215.42" */
  wire [1:0] rules_35_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9216.14-9216.41" */
  wire [2:0] rules_35_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9217.14-9217.42" */
  wire [1:0] rules_35_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9218.14-9218.41" */
  wire [2:0] rules_35_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9219.14-9219.42" */
  wire [1:0] rules_35_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9220.14-9220.40" */
  wire [2:0] rules_35_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9221.14-9221.41" */
  wire [1:0] rules_35_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9222.14-9222.40" */
  wire [2:0] rules_35_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9223.14-9223.41" */
  wire [1:0] rules_35_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9224.14-9224.40" */
  wire [2:0] rules_35_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9225.14-9225.41" */
  wire [1:0] rules_35_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9226.14-9226.40" */
  wire [2:0] rules_35_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9227.14-9227.41" */
  wire [1:0] rules_35_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9228.14-9228.41" */
  wire [2:0] rules_35_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9229.14-9229.42" */
  wire [1:0] rules_35_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9230.14-9230.41" */
  wire [2:0] rules_35_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9231.14-9231.42" */
  wire [1:0] rules_35_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9232.14-9232.41" */
  wire [2:0] rules_35_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9233.14-9233.42" */
  wire [1:0] rules_35_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9234.14-9234.41" */
  wire [2:0] rules_35_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9235.14-9235.42" */
  wire [1:0] rules_35_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9254.14-9254.35" */
  wire [2:0] rules_35_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9255.14-9255.36" */
  wire [2:0] rules_35_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9256.14-9256.35" */
  wire [1:0] rules_35_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9257.14-9257.36" */
  wire [1:0] rules_35_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9252.9-9252.30" */
  wire rules_35_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9253.9-9253.31" */
  wire rules_35_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9236.9-9236.32" */
  wire rules_35_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9237.9-9237.32" */
  wire rules_35_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9238.9-9238.32" */
  wire rules_35_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9239.9-9239.32" */
  wire rules_35_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9240.9-9240.33" */
  wire rules_35_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9241.9-9241.33" */
  wire rules_35_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9242.9-9242.33" */
  wire rules_35_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9243.9-9243.33" */
  wire rules_35_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9258.14-9258.36" */
  wire [1:0] rules_35_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9259.14-9259.37" */
  wire [1:0] rules_35_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9244.9-9244.32" */
  wire rules_35_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9245.9-9245.32" */
  wire rules_35_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9246.9-9246.32" */
  wire rules_35_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9247.9-9247.32" */
  wire rules_35_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9248.9-9248.33" */
  wire rules_35_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9249.9-9249.33" */
  wire rules_35_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9250.9-9250.33" */
  wire rules_35_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9251.9-9251.33" */
  wire rules_35_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9171.9-9171.25" */
  wire rules_35_io_en_r;
  /* hdlname = "rules_36 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5259.14-5259.20" */
  wire [1:0] \rules_36._GEN_0 ;
  /* hdlname = "rules_36 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.14-5260.20" */
  wire [2:0] \rules_36._GEN_1 ;
  /* hdlname = "rules_36 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.14-5261.20" */
  wire [2:0] \rules_36._GEN_2 ;
  /* hdlname = "rules_36 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.14-5262.20" */
  wire [1:0] \rules_36._GEN_3 ;
  /* hdlname = "rules_36 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.14-5263.20" */
  wire [1:0] \rules_36._GEN_4 ;
  /* hdlname = "rules_36 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5256.16-5256.29" */
  wire [1:0] \rules_36.io_AuxData_in ;
  /* hdlname = "rules_36 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5257.16-5257.30" */
  wire [1:0] \rules_36.io_AuxData_out ;
  /* hdlname = "rules_36 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5169.16-5169.34" */
  wire [1:0] \rules_36.io_Cache_in_0_Data ;
  /* hdlname = "rules_36 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5168.16-5168.35" */
  wire [1:0] \rules_36.io_Cache_in_0_State ;
  /* hdlname = "rules_36 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5171.16-5171.34" */
  wire [1:0] \rules_36.io_Cache_in_1_Data ;
  /* hdlname = "rules_36 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5170.16-5170.35" */
  wire [1:0] \rules_36.io_Cache_in_1_State ;
  /* hdlname = "rules_36 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5173.16-5173.34" */
  wire [1:0] \rules_36.io_Cache_in_2_Data ;
  /* hdlname = "rules_36 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5172.16-5172.35" */
  wire [1:0] \rules_36.io_Cache_in_2_State ;
  /* hdlname = "rules_36 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5175.16-5175.34" */
  wire [1:0] \rules_36.io_Cache_in_3_Data ;
  /* hdlname = "rules_36 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5174.16-5174.35" */
  wire [1:0] \rules_36.io_Cache_in_3_State ;
  /* hdlname = "rules_36 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5177.16-5177.35" */
  wire [1:0] \rules_36.io_Cache_out_0_Data ;
  /* hdlname = "rules_36 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5176.16-5176.36" */
  wire [1:0] \rules_36.io_Cache_out_0_State ;
  /* hdlname = "rules_36 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5179.16-5179.35" */
  wire [1:0] \rules_36.io_Cache_out_1_Data ;
  /* hdlname = "rules_36 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5178.16-5178.36" */
  wire [1:0] \rules_36.io_Cache_out_1_State ;
  /* hdlname = "rules_36 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5181.16-5181.35" */
  wire [1:0] \rules_36.io_Cache_out_2_Data ;
  /* hdlname = "rules_36 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5180.16-5180.36" */
  wire [1:0] \rules_36.io_Cache_out_2_State ;
  /* hdlname = "rules_36 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5183.16-5183.35" */
  wire [1:0] \rules_36.io_Cache_out_3_Data ;
  /* hdlname = "rules_36 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5182.16-5182.36" */
  wire [1:0] \rules_36.io_Cache_out_3_State ;
  /* hdlname = "rules_36 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5184.16-5184.33" */
  wire [2:0] \rules_36.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_36 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5185.16-5185.34" */
  wire [1:0] \rules_36.io_Chan1_in_0_Data ;
  /* hdlname = "rules_36 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5186.16-5186.33" */
  wire [2:0] \rules_36.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_36 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5187.16-5187.34" */
  wire [1:0] \rules_36.io_Chan1_in_1_Data ;
  /* hdlname = "rules_36 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5188.16-5188.33" */
  wire [2:0] \rules_36.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_36 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5189.16-5189.34" */
  wire [1:0] \rules_36.io_Chan1_in_2_Data ;
  /* hdlname = "rules_36 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5190.16-5190.33" */
  wire [2:0] \rules_36.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_36 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5191.16-5191.34" */
  wire [1:0] \rules_36.io_Chan1_in_3_Data ;
  /* hdlname = "rules_36 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5192.16-5192.34" */
  wire [2:0] \rules_36.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_36 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5193.16-5193.35" */
  wire [1:0] \rules_36.io_Chan1_out_0_Data ;
  /* hdlname = "rules_36 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5194.16-5194.34" */
  wire [2:0] \rules_36.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_36 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5195.16-5195.35" */
  wire [1:0] \rules_36.io_Chan1_out_1_Data ;
  /* hdlname = "rules_36 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5196.16-5196.34" */
  wire [2:0] \rules_36.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_36 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5197.16-5197.35" */
  wire [1:0] \rules_36.io_Chan1_out_2_Data ;
  /* hdlname = "rules_36 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5198.16-5198.34" */
  wire [2:0] \rules_36.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_36 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5199.16-5199.35" */
  wire [1:0] \rules_36.io_Chan1_out_3_Data ;
  /* hdlname = "rules_36 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5200.16-5200.33" */
  wire [2:0] \rules_36.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_36 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5201.16-5201.34" */
  wire [1:0] \rules_36.io_Chan2_in_0_Data ;
  /* hdlname = "rules_36 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5202.16-5202.33" */
  wire [2:0] \rules_36.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_36 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5203.16-5203.34" */
  wire [1:0] \rules_36.io_Chan2_in_1_Data ;
  /* hdlname = "rules_36 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5204.16-5204.33" */
  wire [2:0] \rules_36.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_36 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5205.16-5205.34" */
  wire [1:0] \rules_36.io_Chan2_in_2_Data ;
  /* hdlname = "rules_36 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5206.16-5206.33" */
  wire [2:0] \rules_36.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_36 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5207.16-5207.34" */
  wire [1:0] \rules_36.io_Chan2_in_3_Data ;
  /* hdlname = "rules_36 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5208.16-5208.34" */
  wire [2:0] \rules_36.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_36 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5209.16-5209.35" */
  wire [1:0] \rules_36.io_Chan2_out_0_Data ;
  /* hdlname = "rules_36 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5210.16-5210.34" */
  wire [2:0] \rules_36.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_36 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5211.16-5211.35" */
  wire [1:0] \rules_36.io_Chan2_out_1_Data ;
  /* hdlname = "rules_36 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5212.16-5212.34" */
  wire [2:0] \rules_36.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_36 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5213.16-5213.35" */
  wire [1:0] \rules_36.io_Chan2_out_2_Data ;
  /* hdlname = "rules_36 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5214.16-5214.34" */
  wire [2:0] \rules_36.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_36 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5215.16-5215.35" */
  wire [1:0] \rules_36.io_Chan2_out_3_Data ;
  /* hdlname = "rules_36 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5216.16-5216.33" */
  wire [2:0] \rules_36.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_36 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5217.16-5217.34" */
  wire [1:0] \rules_36.io_Chan3_in_0_Data ;
  /* hdlname = "rules_36 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5218.16-5218.33" */
  wire [2:0] \rules_36.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_36 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5219.16-5219.34" */
  wire [1:0] \rules_36.io_Chan3_in_1_Data ;
  /* hdlname = "rules_36 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5220.16-5220.33" */
  wire [2:0] \rules_36.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_36 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5221.16-5221.34" */
  wire [1:0] \rules_36.io_Chan3_in_2_Data ;
  /* hdlname = "rules_36 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5222.16-5222.33" */
  wire [2:0] \rules_36.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_36 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5223.16-5223.34" */
  wire [1:0] \rules_36.io_Chan3_in_3_Data ;
  /* hdlname = "rules_36 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5224.16-5224.34" */
  wire [2:0] \rules_36.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_36 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5225.16-5225.35" */
  wire [1:0] \rules_36.io_Chan3_out_0_Data ;
  /* hdlname = "rules_36 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5226.16-5226.34" */
  wire [2:0] \rules_36.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_36 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5227.16-5227.35" */
  wire [1:0] \rules_36.io_Chan3_out_1_Data ;
  /* hdlname = "rules_36 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5228.16-5228.34" */
  wire [2:0] \rules_36.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_36 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5229.16-5229.35" */
  wire [1:0] \rules_36.io_Chan3_out_2_Data ;
  /* hdlname = "rules_36 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5230.16-5230.34" */
  wire [2:0] \rules_36.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_36 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5231.16-5231.35" */
  wire [1:0] \rules_36.io_Chan3_out_3_Data ;
  /* hdlname = "rules_36 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5250.16-5250.28" */
  wire [2:0] \rules_36.io_CurCmd_in ;
  /* hdlname = "rules_36 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5251.16-5251.29" */
  wire [2:0] \rules_36.io_CurCmd_out ;
  /* hdlname = "rules_36 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5252.16-5252.28" */
  wire [1:0] \rules_36.io_CurPtr_in ;
  /* hdlname = "rules_36 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5253.16-5253.29" */
  wire [1:0] \rules_36.io_CurPtr_out ;
  /* hdlname = "rules_36 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5248.16-5248.28" */
  wire \rules_36.io_ExGntd_in ;
  /* hdlname = "rules_36 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5249.16-5249.29" */
  wire \rules_36.io_ExGntd_out ;
  /* hdlname = "rules_36 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5232.16-5232.30" */
  wire \rules_36.io_InvSet_in_0 ;
  /* hdlname = "rules_36 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5233.16-5233.30" */
  wire \rules_36.io_InvSet_in_1 ;
  /* hdlname = "rules_36 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5234.16-5234.30" */
  wire \rules_36.io_InvSet_in_2 ;
  /* hdlname = "rules_36 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5235.16-5235.30" */
  wire \rules_36.io_InvSet_in_3 ;
  /* hdlname = "rules_36 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5236.16-5236.31" */
  wire \rules_36.io_InvSet_out_0 ;
  /* hdlname = "rules_36 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5237.16-5237.31" */
  wire \rules_36.io_InvSet_out_1 ;
  /* hdlname = "rules_36 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5238.16-5238.31" */
  wire \rules_36.io_InvSet_out_2 ;
  /* hdlname = "rules_36 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5239.16-5239.31" */
  wire \rules_36.io_InvSet_out_3 ;
  /* hdlname = "rules_36 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5254.16-5254.29" */
  wire [1:0] \rules_36.io_MemData_in ;
  /* hdlname = "rules_36 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5255.16-5255.30" */
  wire [1:0] \rules_36.io_MemData_out ;
  /* hdlname = "rules_36 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5240.16-5240.30" */
  wire \rules_36.io_ShrSet_in_0 ;
  /* hdlname = "rules_36 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5241.16-5241.30" */
  wire \rules_36.io_ShrSet_in_1 ;
  /* hdlname = "rules_36 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5242.16-5242.30" */
  wire \rules_36.io_ShrSet_in_2 ;
  /* hdlname = "rules_36 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5243.16-5243.30" */
  wire \rules_36.io_ShrSet_in_3 ;
  /* hdlname = "rules_36 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5244.16-5244.31" */
  wire \rules_36.io_ShrSet_out_0 ;
  /* hdlname = "rules_36 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5245.16-5245.31" */
  wire \rules_36.io_ShrSet_out_1 ;
  /* hdlname = "rules_36 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5246.16-5246.31" */
  wire \rules_36.io_ShrSet_out_2 ;
  /* hdlname = "rules_36 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5247.16-5247.31" */
  wire \rules_36.io_ShrSet_out_3 ;
  /* hdlname = "rules_36 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5167.16-5167.23" */
  wire \rules_36.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9351.14-9351.36" */
  wire [1:0] rules_36_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9352.14-9352.37" */
  wire [1:0] rules_36_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9264.14-9264.41" */
  wire [1:0] rules_36_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9263.14-9263.42" */
  wire [1:0] rules_36_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9266.14-9266.41" */
  wire [1:0] rules_36_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9265.14-9265.42" */
  wire [1:0] rules_36_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9268.14-9268.41" */
  wire [1:0] rules_36_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9267.14-9267.42" */
  wire [1:0] rules_36_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9270.14-9270.41" */
  wire [1:0] rules_36_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9269.14-9269.42" */
  wire [1:0] rules_36_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9272.14-9272.42" */
  wire [1:0] rules_36_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9271.14-9271.43" */
  wire [1:0] rules_36_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9274.14-9274.42" */
  wire [1:0] rules_36_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9273.14-9273.43" */
  wire [1:0] rules_36_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9276.14-9276.42" */
  wire [1:0] rules_36_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9275.14-9275.43" */
  wire [1:0] rules_36_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9278.14-9278.42" */
  wire [1:0] rules_36_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9277.14-9277.43" */
  wire [1:0] rules_36_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9279.14-9279.40" */
  wire [2:0] rules_36_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9280.14-9280.41" */
  wire [1:0] rules_36_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9281.14-9281.40" */
  wire [2:0] rules_36_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9282.14-9282.41" */
  wire [1:0] rules_36_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9283.14-9283.40" */
  wire [2:0] rules_36_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9284.14-9284.41" */
  wire [1:0] rules_36_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9285.14-9285.40" */
  wire [2:0] rules_36_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9286.14-9286.41" */
  wire [1:0] rules_36_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9287.14-9287.41" */
  wire [2:0] rules_36_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9288.14-9288.42" */
  wire [1:0] rules_36_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9289.14-9289.41" */
  wire [2:0] rules_36_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9290.14-9290.42" */
  wire [1:0] rules_36_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9291.14-9291.41" */
  wire [2:0] rules_36_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9292.14-9292.42" */
  wire [1:0] rules_36_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9293.14-9293.41" */
  wire [2:0] rules_36_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9294.14-9294.42" */
  wire [1:0] rules_36_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9295.14-9295.40" */
  wire [2:0] rules_36_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9296.14-9296.41" */
  wire [1:0] rules_36_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9297.14-9297.40" */
  wire [2:0] rules_36_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9298.14-9298.41" */
  wire [1:0] rules_36_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9299.14-9299.40" */
  wire [2:0] rules_36_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9300.14-9300.41" */
  wire [1:0] rules_36_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9301.14-9301.40" */
  wire [2:0] rules_36_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9302.14-9302.41" */
  wire [1:0] rules_36_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9303.14-9303.41" */
  wire [2:0] rules_36_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9304.14-9304.42" */
  wire [1:0] rules_36_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9305.14-9305.41" */
  wire [2:0] rules_36_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9306.14-9306.42" */
  wire [1:0] rules_36_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9307.14-9307.41" */
  wire [2:0] rules_36_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9308.14-9308.42" */
  wire [1:0] rules_36_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9309.14-9309.41" */
  wire [2:0] rules_36_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9310.14-9310.42" */
  wire [1:0] rules_36_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9311.14-9311.40" */
  wire [2:0] rules_36_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9312.14-9312.41" */
  wire [1:0] rules_36_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9313.14-9313.40" */
  wire [2:0] rules_36_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9314.14-9314.41" */
  wire [1:0] rules_36_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9315.14-9315.40" */
  wire [2:0] rules_36_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9316.14-9316.41" */
  wire [1:0] rules_36_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9317.14-9317.40" */
  wire [2:0] rules_36_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9318.14-9318.41" */
  wire [1:0] rules_36_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9319.14-9319.41" */
  wire [2:0] rules_36_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9320.14-9320.42" */
  wire [1:0] rules_36_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9321.14-9321.41" */
  wire [2:0] rules_36_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9322.14-9322.42" */
  wire [1:0] rules_36_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9323.14-9323.41" */
  wire [2:0] rules_36_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9324.14-9324.42" */
  wire [1:0] rules_36_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9325.14-9325.41" */
  wire [2:0] rules_36_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9326.14-9326.42" */
  wire [1:0] rules_36_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9345.14-9345.35" */
  wire [2:0] rules_36_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9346.14-9346.36" */
  wire [2:0] rules_36_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9347.14-9347.35" */
  wire [1:0] rules_36_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9348.14-9348.36" */
  wire [1:0] rules_36_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9343.9-9343.30" */
  wire rules_36_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9344.9-9344.31" */
  wire rules_36_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9327.9-9327.32" */
  wire rules_36_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9328.9-9328.32" */
  wire rules_36_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9329.9-9329.32" */
  wire rules_36_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9330.9-9330.32" */
  wire rules_36_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9331.9-9331.33" */
  wire rules_36_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9332.9-9332.33" */
  wire rules_36_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9333.9-9333.33" */
  wire rules_36_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9334.9-9334.33" */
  wire rules_36_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9349.14-9349.36" */
  wire [1:0] rules_36_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9350.14-9350.37" */
  wire [1:0] rules_36_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9335.9-9335.32" */
  wire rules_36_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9336.9-9336.32" */
  wire rules_36_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9337.9-9337.32" */
  wire rules_36_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9338.9-9338.32" */
  wire rules_36_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9339.9-9339.33" */
  wire rules_36_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9340.9-9340.33" */
  wire rules_36_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9341.9-9341.33" */
  wire rules_36_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9342.9-9342.33" */
  wire rules_36_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9262.9-9262.25" */
  wire rules_36_io_en_r;
  /* hdlname = "rules_37 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5403.14-5403.20" */
  wire [1:0] \rules_37._GEN_0 ;
  /* hdlname = "rules_37 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.14-5404.20" */
  wire [2:0] \rules_37._GEN_1 ;
  /* hdlname = "rules_37 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.14-5405.20" */
  wire [2:0] \rules_37._GEN_2 ;
  /* hdlname = "rules_37 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.14-5406.20" */
  wire [1:0] \rules_37._GEN_3 ;
  /* hdlname = "rules_37 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.14-5407.20" */
  wire [1:0] \rules_37._GEN_4 ;
  /* hdlname = "rules_37 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5400.16-5400.29" */
  wire [1:0] \rules_37.io_AuxData_in ;
  /* hdlname = "rules_37 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5401.16-5401.30" */
  wire [1:0] \rules_37.io_AuxData_out ;
  /* hdlname = "rules_37 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5313.16-5313.34" */
  wire [1:0] \rules_37.io_Cache_in_0_Data ;
  /* hdlname = "rules_37 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5312.16-5312.35" */
  wire [1:0] \rules_37.io_Cache_in_0_State ;
  /* hdlname = "rules_37 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5315.16-5315.34" */
  wire [1:0] \rules_37.io_Cache_in_1_Data ;
  /* hdlname = "rules_37 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5314.16-5314.35" */
  wire [1:0] \rules_37.io_Cache_in_1_State ;
  /* hdlname = "rules_37 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5317.16-5317.34" */
  wire [1:0] \rules_37.io_Cache_in_2_Data ;
  /* hdlname = "rules_37 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5316.16-5316.35" */
  wire [1:0] \rules_37.io_Cache_in_2_State ;
  /* hdlname = "rules_37 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5319.16-5319.34" */
  wire [1:0] \rules_37.io_Cache_in_3_Data ;
  /* hdlname = "rules_37 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5318.16-5318.35" */
  wire [1:0] \rules_37.io_Cache_in_3_State ;
  /* hdlname = "rules_37 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5321.16-5321.35" */
  wire [1:0] \rules_37.io_Cache_out_0_Data ;
  /* hdlname = "rules_37 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5320.16-5320.36" */
  wire [1:0] \rules_37.io_Cache_out_0_State ;
  /* hdlname = "rules_37 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5323.16-5323.35" */
  wire [1:0] \rules_37.io_Cache_out_1_Data ;
  /* hdlname = "rules_37 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5322.16-5322.36" */
  wire [1:0] \rules_37.io_Cache_out_1_State ;
  /* hdlname = "rules_37 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5325.16-5325.35" */
  wire [1:0] \rules_37.io_Cache_out_2_Data ;
  /* hdlname = "rules_37 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5324.16-5324.36" */
  wire [1:0] \rules_37.io_Cache_out_2_State ;
  /* hdlname = "rules_37 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5327.16-5327.35" */
  wire [1:0] \rules_37.io_Cache_out_3_Data ;
  /* hdlname = "rules_37 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5326.16-5326.36" */
  wire [1:0] \rules_37.io_Cache_out_3_State ;
  /* hdlname = "rules_37 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5328.16-5328.33" */
  wire [2:0] \rules_37.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_37 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5329.16-5329.34" */
  wire [1:0] \rules_37.io_Chan1_in_0_Data ;
  /* hdlname = "rules_37 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5330.16-5330.33" */
  wire [2:0] \rules_37.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_37 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5331.16-5331.34" */
  wire [1:0] \rules_37.io_Chan1_in_1_Data ;
  /* hdlname = "rules_37 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5332.16-5332.33" */
  wire [2:0] \rules_37.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_37 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5333.16-5333.34" */
  wire [1:0] \rules_37.io_Chan1_in_2_Data ;
  /* hdlname = "rules_37 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5334.16-5334.33" */
  wire [2:0] \rules_37.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_37 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5335.16-5335.34" */
  wire [1:0] \rules_37.io_Chan1_in_3_Data ;
  /* hdlname = "rules_37 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5336.16-5336.34" */
  wire [2:0] \rules_37.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_37 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5337.16-5337.35" */
  wire [1:0] \rules_37.io_Chan1_out_0_Data ;
  /* hdlname = "rules_37 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5338.16-5338.34" */
  wire [2:0] \rules_37.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_37 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5339.16-5339.35" */
  wire [1:0] \rules_37.io_Chan1_out_1_Data ;
  /* hdlname = "rules_37 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5340.16-5340.34" */
  wire [2:0] \rules_37.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_37 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5341.16-5341.35" */
  wire [1:0] \rules_37.io_Chan1_out_2_Data ;
  /* hdlname = "rules_37 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5342.16-5342.34" */
  wire [2:0] \rules_37.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_37 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5343.16-5343.35" */
  wire [1:0] \rules_37.io_Chan1_out_3_Data ;
  /* hdlname = "rules_37 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5344.16-5344.33" */
  wire [2:0] \rules_37.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_37 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5345.16-5345.34" */
  wire [1:0] \rules_37.io_Chan2_in_0_Data ;
  /* hdlname = "rules_37 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5346.16-5346.33" */
  wire [2:0] \rules_37.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_37 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5347.16-5347.34" */
  wire [1:0] \rules_37.io_Chan2_in_1_Data ;
  /* hdlname = "rules_37 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5348.16-5348.33" */
  wire [2:0] \rules_37.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_37 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5349.16-5349.34" */
  wire [1:0] \rules_37.io_Chan2_in_2_Data ;
  /* hdlname = "rules_37 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5350.16-5350.33" */
  wire [2:0] \rules_37.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_37 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5351.16-5351.34" */
  wire [1:0] \rules_37.io_Chan2_in_3_Data ;
  /* hdlname = "rules_37 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5352.16-5352.34" */
  wire [2:0] \rules_37.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_37 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5353.16-5353.35" */
  wire [1:0] \rules_37.io_Chan2_out_0_Data ;
  /* hdlname = "rules_37 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5354.16-5354.34" */
  wire [2:0] \rules_37.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_37 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5355.16-5355.35" */
  wire [1:0] \rules_37.io_Chan2_out_1_Data ;
  /* hdlname = "rules_37 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5356.16-5356.34" */
  wire [2:0] \rules_37.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_37 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5357.16-5357.35" */
  wire [1:0] \rules_37.io_Chan2_out_2_Data ;
  /* hdlname = "rules_37 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5358.16-5358.34" */
  wire [2:0] \rules_37.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_37 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5359.16-5359.35" */
  wire [1:0] \rules_37.io_Chan2_out_3_Data ;
  /* hdlname = "rules_37 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5360.16-5360.33" */
  wire [2:0] \rules_37.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_37 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5361.16-5361.34" */
  wire [1:0] \rules_37.io_Chan3_in_0_Data ;
  /* hdlname = "rules_37 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5362.16-5362.33" */
  wire [2:0] \rules_37.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_37 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5363.16-5363.34" */
  wire [1:0] \rules_37.io_Chan3_in_1_Data ;
  /* hdlname = "rules_37 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5364.16-5364.33" */
  wire [2:0] \rules_37.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_37 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5365.16-5365.34" */
  wire [1:0] \rules_37.io_Chan3_in_2_Data ;
  /* hdlname = "rules_37 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5366.16-5366.33" */
  wire [2:0] \rules_37.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_37 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5367.16-5367.34" */
  wire [1:0] \rules_37.io_Chan3_in_3_Data ;
  /* hdlname = "rules_37 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5368.16-5368.34" */
  wire [2:0] \rules_37.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_37 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5369.16-5369.35" */
  wire [1:0] \rules_37.io_Chan3_out_0_Data ;
  /* hdlname = "rules_37 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5370.16-5370.34" */
  wire [2:0] \rules_37.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_37 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5371.16-5371.35" */
  wire [1:0] \rules_37.io_Chan3_out_1_Data ;
  /* hdlname = "rules_37 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5372.16-5372.34" */
  wire [2:0] \rules_37.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_37 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5373.16-5373.35" */
  wire [1:0] \rules_37.io_Chan3_out_2_Data ;
  /* hdlname = "rules_37 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5374.16-5374.34" */
  wire [2:0] \rules_37.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_37 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5375.16-5375.35" */
  wire [1:0] \rules_37.io_Chan3_out_3_Data ;
  /* hdlname = "rules_37 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5394.16-5394.28" */
  wire [2:0] \rules_37.io_CurCmd_in ;
  /* hdlname = "rules_37 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5395.16-5395.29" */
  wire [2:0] \rules_37.io_CurCmd_out ;
  /* hdlname = "rules_37 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5396.16-5396.28" */
  wire [1:0] \rules_37.io_CurPtr_in ;
  /* hdlname = "rules_37 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5397.16-5397.29" */
  wire [1:0] \rules_37.io_CurPtr_out ;
  /* hdlname = "rules_37 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5392.16-5392.28" */
  wire \rules_37.io_ExGntd_in ;
  /* hdlname = "rules_37 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5393.16-5393.29" */
  wire \rules_37.io_ExGntd_out ;
  /* hdlname = "rules_37 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5376.16-5376.30" */
  wire \rules_37.io_InvSet_in_0 ;
  /* hdlname = "rules_37 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5377.16-5377.30" */
  wire \rules_37.io_InvSet_in_1 ;
  /* hdlname = "rules_37 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5378.16-5378.30" */
  wire \rules_37.io_InvSet_in_2 ;
  /* hdlname = "rules_37 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5379.16-5379.30" */
  wire \rules_37.io_InvSet_in_3 ;
  /* hdlname = "rules_37 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5380.16-5380.31" */
  wire \rules_37.io_InvSet_out_0 ;
  /* hdlname = "rules_37 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5381.16-5381.31" */
  wire \rules_37.io_InvSet_out_1 ;
  /* hdlname = "rules_37 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5382.16-5382.31" */
  wire \rules_37.io_InvSet_out_2 ;
  /* hdlname = "rules_37 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5383.16-5383.31" */
  wire \rules_37.io_InvSet_out_3 ;
  /* hdlname = "rules_37 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5398.16-5398.29" */
  wire [1:0] \rules_37.io_MemData_in ;
  /* hdlname = "rules_37 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5399.16-5399.30" */
  wire [1:0] \rules_37.io_MemData_out ;
  /* hdlname = "rules_37 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5384.16-5384.30" */
  wire \rules_37.io_ShrSet_in_0 ;
  /* hdlname = "rules_37 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5385.16-5385.30" */
  wire \rules_37.io_ShrSet_in_1 ;
  /* hdlname = "rules_37 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5386.16-5386.30" */
  wire \rules_37.io_ShrSet_in_2 ;
  /* hdlname = "rules_37 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5387.16-5387.30" */
  wire \rules_37.io_ShrSet_in_3 ;
  /* hdlname = "rules_37 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5388.16-5388.31" */
  wire \rules_37.io_ShrSet_out_0 ;
  /* hdlname = "rules_37 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5389.16-5389.31" */
  wire \rules_37.io_ShrSet_out_1 ;
  /* hdlname = "rules_37 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5390.16-5390.31" */
  wire \rules_37.io_ShrSet_out_2 ;
  /* hdlname = "rules_37 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5391.16-5391.31" */
  wire \rules_37.io_ShrSet_out_3 ;
  /* hdlname = "rules_37 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5311.16-5311.23" */
  wire \rules_37.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9442.14-9442.36" */
  wire [1:0] rules_37_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9443.14-9443.37" */
  wire [1:0] rules_37_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9355.14-9355.41" */
  wire [1:0] rules_37_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9354.14-9354.42" */
  wire [1:0] rules_37_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9357.14-9357.41" */
  wire [1:0] rules_37_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9356.14-9356.42" */
  wire [1:0] rules_37_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9359.14-9359.41" */
  wire [1:0] rules_37_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9358.14-9358.42" */
  wire [1:0] rules_37_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9361.14-9361.41" */
  wire [1:0] rules_37_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9360.14-9360.42" */
  wire [1:0] rules_37_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9363.14-9363.42" */
  wire [1:0] rules_37_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9362.14-9362.43" */
  wire [1:0] rules_37_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9365.14-9365.42" */
  wire [1:0] rules_37_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9364.14-9364.43" */
  wire [1:0] rules_37_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9367.14-9367.42" */
  wire [1:0] rules_37_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9366.14-9366.43" */
  wire [1:0] rules_37_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9369.14-9369.42" */
  wire [1:0] rules_37_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9368.14-9368.43" */
  wire [1:0] rules_37_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9370.14-9370.40" */
  wire [2:0] rules_37_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9371.14-9371.41" */
  wire [1:0] rules_37_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9372.14-9372.40" */
  wire [2:0] rules_37_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9373.14-9373.41" */
  wire [1:0] rules_37_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9374.14-9374.40" */
  wire [2:0] rules_37_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9375.14-9375.41" */
  wire [1:0] rules_37_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9376.14-9376.40" */
  wire [2:0] rules_37_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9377.14-9377.41" */
  wire [1:0] rules_37_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9378.14-9378.41" */
  wire [2:0] rules_37_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9379.14-9379.42" */
  wire [1:0] rules_37_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9380.14-9380.41" */
  wire [2:0] rules_37_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9381.14-9381.42" */
  wire [1:0] rules_37_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9382.14-9382.41" */
  wire [2:0] rules_37_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9383.14-9383.42" */
  wire [1:0] rules_37_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9384.14-9384.41" */
  wire [2:0] rules_37_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9385.14-9385.42" */
  wire [1:0] rules_37_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9386.14-9386.40" */
  wire [2:0] rules_37_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9387.14-9387.41" */
  wire [1:0] rules_37_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9388.14-9388.40" */
  wire [2:0] rules_37_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9389.14-9389.41" */
  wire [1:0] rules_37_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9390.14-9390.40" */
  wire [2:0] rules_37_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9391.14-9391.41" */
  wire [1:0] rules_37_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9392.14-9392.40" */
  wire [2:0] rules_37_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9393.14-9393.41" */
  wire [1:0] rules_37_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9394.14-9394.41" */
  wire [2:0] rules_37_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9395.14-9395.42" */
  wire [1:0] rules_37_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9396.14-9396.41" */
  wire [2:0] rules_37_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9397.14-9397.42" */
  wire [1:0] rules_37_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9398.14-9398.41" */
  wire [2:0] rules_37_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9399.14-9399.42" */
  wire [1:0] rules_37_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9400.14-9400.41" */
  wire [2:0] rules_37_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9401.14-9401.42" */
  wire [1:0] rules_37_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9402.14-9402.40" */
  wire [2:0] rules_37_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9403.14-9403.41" */
  wire [1:0] rules_37_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9404.14-9404.40" */
  wire [2:0] rules_37_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9405.14-9405.41" */
  wire [1:0] rules_37_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9406.14-9406.40" */
  wire [2:0] rules_37_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9407.14-9407.41" */
  wire [1:0] rules_37_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9408.14-9408.40" */
  wire [2:0] rules_37_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9409.14-9409.41" */
  wire [1:0] rules_37_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9410.14-9410.41" */
  wire [2:0] rules_37_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9411.14-9411.42" */
  wire [1:0] rules_37_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9412.14-9412.41" */
  wire [2:0] rules_37_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9413.14-9413.42" */
  wire [1:0] rules_37_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9414.14-9414.41" */
  wire [2:0] rules_37_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9415.14-9415.42" */
  wire [1:0] rules_37_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9416.14-9416.41" */
  wire [2:0] rules_37_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9417.14-9417.42" */
  wire [1:0] rules_37_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9436.14-9436.35" */
  wire [2:0] rules_37_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9437.14-9437.36" */
  wire [2:0] rules_37_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9438.14-9438.35" */
  wire [1:0] rules_37_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9439.14-9439.36" */
  wire [1:0] rules_37_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9434.9-9434.30" */
  wire rules_37_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9435.9-9435.31" */
  wire rules_37_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9418.9-9418.32" */
  wire rules_37_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9419.9-9419.32" */
  wire rules_37_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9420.9-9420.32" */
  wire rules_37_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9421.9-9421.32" */
  wire rules_37_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9422.9-9422.33" */
  wire rules_37_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9423.9-9423.33" */
  wire rules_37_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9424.9-9424.33" */
  wire rules_37_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9425.9-9425.33" */
  wire rules_37_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9440.14-9440.36" */
  wire [1:0] rules_37_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9441.14-9441.37" */
  wire [1:0] rules_37_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9426.9-9426.32" */
  wire rules_37_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9427.9-9427.32" */
  wire rules_37_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9428.9-9428.32" */
  wire rules_37_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9429.9-9429.32" */
  wire rules_37_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9430.9-9430.33" */
  wire rules_37_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9431.9-9431.33" */
  wire rules_37_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9432.9-9432.33" */
  wire rules_37_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9433.9-9433.33" */
  wire rules_37_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9353.9-9353.25" */
  wire rules_37_io_en_r;
  /* hdlname = "rules_38 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5547.9-5547.15" */
  wire \rules_38._GEN_0 ;
  /* hdlname = "rules_38 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5548.14-5548.20" */
  wire [1:0] \rules_38._GEN_1 ;
  /* hdlname = "rules_38 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.14-5549.20" */
  wire [2:0] \rules_38._GEN_2 ;
  /* hdlname = "rules_38 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.9-5550.15" */
  wire \rules_38._GEN_3 ;
  /* hdlname = "rules_38 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.9-5551.15" */
  wire \rules_38._GEN_4 ;
  /* hdlname = "rules_38 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.14-5552.20" */
  wire [1:0] \rules_38._GEN_5 ;
  /* hdlname = "rules_38 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5544.16-5544.29" */
  wire [1:0] \rules_38.io_AuxData_in ;
  /* hdlname = "rules_38 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5545.16-5545.30" */
  wire [1:0] \rules_38.io_AuxData_out ;
  /* hdlname = "rules_38 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5457.16-5457.34" */
  wire [1:0] \rules_38.io_Cache_in_0_Data ;
  /* hdlname = "rules_38 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5456.16-5456.35" */
  wire [1:0] \rules_38.io_Cache_in_0_State ;
  /* hdlname = "rules_38 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5459.16-5459.34" */
  wire [1:0] \rules_38.io_Cache_in_1_Data ;
  /* hdlname = "rules_38 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5458.16-5458.35" */
  wire [1:0] \rules_38.io_Cache_in_1_State ;
  /* hdlname = "rules_38 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5461.16-5461.34" */
  wire [1:0] \rules_38.io_Cache_in_2_Data ;
  /* hdlname = "rules_38 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5460.16-5460.35" */
  wire [1:0] \rules_38.io_Cache_in_2_State ;
  /* hdlname = "rules_38 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5463.16-5463.34" */
  wire [1:0] \rules_38.io_Cache_in_3_Data ;
  /* hdlname = "rules_38 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5462.16-5462.35" */
  wire [1:0] \rules_38.io_Cache_in_3_State ;
  /* hdlname = "rules_38 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5465.16-5465.35" */
  wire [1:0] \rules_38.io_Cache_out_0_Data ;
  /* hdlname = "rules_38 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5464.16-5464.36" */
  wire [1:0] \rules_38.io_Cache_out_0_State ;
  /* hdlname = "rules_38 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5467.16-5467.35" */
  wire [1:0] \rules_38.io_Cache_out_1_Data ;
  /* hdlname = "rules_38 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5466.16-5466.36" */
  wire [1:0] \rules_38.io_Cache_out_1_State ;
  /* hdlname = "rules_38 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5469.16-5469.35" */
  wire [1:0] \rules_38.io_Cache_out_2_Data ;
  /* hdlname = "rules_38 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5468.16-5468.36" */
  wire [1:0] \rules_38.io_Cache_out_2_State ;
  /* hdlname = "rules_38 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5471.16-5471.35" */
  wire [1:0] \rules_38.io_Cache_out_3_Data ;
  /* hdlname = "rules_38 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5470.16-5470.36" */
  wire [1:0] \rules_38.io_Cache_out_3_State ;
  /* hdlname = "rules_38 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5472.16-5472.33" */
  wire [2:0] \rules_38.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_38 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5473.16-5473.34" */
  wire [1:0] \rules_38.io_Chan1_in_0_Data ;
  /* hdlname = "rules_38 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5474.16-5474.33" */
  wire [2:0] \rules_38.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_38 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5475.16-5475.34" */
  wire [1:0] \rules_38.io_Chan1_in_1_Data ;
  /* hdlname = "rules_38 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5476.16-5476.33" */
  wire [2:0] \rules_38.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_38 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5477.16-5477.34" */
  wire [1:0] \rules_38.io_Chan1_in_2_Data ;
  /* hdlname = "rules_38 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5478.16-5478.33" */
  wire [2:0] \rules_38.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_38 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5479.16-5479.34" */
  wire [1:0] \rules_38.io_Chan1_in_3_Data ;
  /* hdlname = "rules_38 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5480.16-5480.34" */
  wire [2:0] \rules_38.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_38 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5481.16-5481.35" */
  wire [1:0] \rules_38.io_Chan1_out_0_Data ;
  /* hdlname = "rules_38 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5482.16-5482.34" */
  wire [2:0] \rules_38.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_38 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5483.16-5483.35" */
  wire [1:0] \rules_38.io_Chan1_out_1_Data ;
  /* hdlname = "rules_38 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5484.16-5484.34" */
  wire [2:0] \rules_38.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_38 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5485.16-5485.35" */
  wire [1:0] \rules_38.io_Chan1_out_2_Data ;
  /* hdlname = "rules_38 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5486.16-5486.34" */
  wire [2:0] \rules_38.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_38 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5487.16-5487.35" */
  wire [1:0] \rules_38.io_Chan1_out_3_Data ;
  /* hdlname = "rules_38 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5488.16-5488.33" */
  wire [2:0] \rules_38.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_38 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5489.16-5489.34" */
  wire [1:0] \rules_38.io_Chan2_in_0_Data ;
  /* hdlname = "rules_38 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5490.16-5490.33" */
  wire [2:0] \rules_38.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_38 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5491.16-5491.34" */
  wire [1:0] \rules_38.io_Chan2_in_1_Data ;
  /* hdlname = "rules_38 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5492.16-5492.33" */
  wire [2:0] \rules_38.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_38 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5493.16-5493.34" */
  wire [1:0] \rules_38.io_Chan2_in_2_Data ;
  /* hdlname = "rules_38 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5494.16-5494.33" */
  wire [2:0] \rules_38.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_38 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5495.16-5495.34" */
  wire [1:0] \rules_38.io_Chan2_in_3_Data ;
  /* hdlname = "rules_38 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5496.16-5496.34" */
  wire [2:0] \rules_38.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_38 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5497.16-5497.35" */
  wire [1:0] \rules_38.io_Chan2_out_0_Data ;
  /* hdlname = "rules_38 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5498.16-5498.34" */
  wire [2:0] \rules_38.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_38 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5499.16-5499.35" */
  wire [1:0] \rules_38.io_Chan2_out_1_Data ;
  /* hdlname = "rules_38 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5500.16-5500.34" */
  wire [2:0] \rules_38.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_38 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5501.16-5501.35" */
  wire [1:0] \rules_38.io_Chan2_out_2_Data ;
  /* hdlname = "rules_38 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5502.16-5502.34" */
  wire [2:0] \rules_38.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_38 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5503.16-5503.35" */
  wire [1:0] \rules_38.io_Chan2_out_3_Data ;
  /* hdlname = "rules_38 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5504.16-5504.33" */
  wire [2:0] \rules_38.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_38 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5505.16-5505.34" */
  wire [1:0] \rules_38.io_Chan3_in_0_Data ;
  /* hdlname = "rules_38 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5506.16-5506.33" */
  wire [2:0] \rules_38.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_38 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5507.16-5507.34" */
  wire [1:0] \rules_38.io_Chan3_in_1_Data ;
  /* hdlname = "rules_38 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5508.16-5508.33" */
  wire [2:0] \rules_38.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_38 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5509.16-5509.34" */
  wire [1:0] \rules_38.io_Chan3_in_2_Data ;
  /* hdlname = "rules_38 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5510.16-5510.33" */
  wire [2:0] \rules_38.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_38 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5511.16-5511.34" */
  wire [1:0] \rules_38.io_Chan3_in_3_Data ;
  /* hdlname = "rules_38 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5512.16-5512.34" */
  wire [2:0] \rules_38.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_38 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5513.16-5513.35" */
  wire [1:0] \rules_38.io_Chan3_out_0_Data ;
  /* hdlname = "rules_38 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5514.16-5514.34" */
  wire [2:0] \rules_38.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_38 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5515.16-5515.35" */
  wire [1:0] \rules_38.io_Chan3_out_1_Data ;
  /* hdlname = "rules_38 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5516.16-5516.34" */
  wire [2:0] \rules_38.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_38 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5517.16-5517.35" */
  wire [1:0] \rules_38.io_Chan3_out_2_Data ;
  /* hdlname = "rules_38 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5518.16-5518.34" */
  wire [2:0] \rules_38.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_38 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5519.16-5519.35" */
  wire [1:0] \rules_38.io_Chan3_out_3_Data ;
  /* hdlname = "rules_38 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5538.16-5538.28" */
  wire [2:0] \rules_38.io_CurCmd_in ;
  /* hdlname = "rules_38 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5539.16-5539.29" */
  wire [2:0] \rules_38.io_CurCmd_out ;
  /* hdlname = "rules_38 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5540.16-5540.28" */
  wire [1:0] \rules_38.io_CurPtr_in ;
  /* hdlname = "rules_38 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5541.16-5541.29" */
  wire [1:0] \rules_38.io_CurPtr_out ;
  /* hdlname = "rules_38 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5536.16-5536.28" */
  wire \rules_38.io_ExGntd_in ;
  /* hdlname = "rules_38 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5537.16-5537.29" */
  wire \rules_38.io_ExGntd_out ;
  /* hdlname = "rules_38 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5520.16-5520.30" */
  wire \rules_38.io_InvSet_in_0 ;
  /* hdlname = "rules_38 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5521.16-5521.30" */
  wire \rules_38.io_InvSet_in_1 ;
  /* hdlname = "rules_38 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5522.16-5522.30" */
  wire \rules_38.io_InvSet_in_2 ;
  /* hdlname = "rules_38 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5523.16-5523.30" */
  wire \rules_38.io_InvSet_in_3 ;
  /* hdlname = "rules_38 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5524.16-5524.31" */
  wire \rules_38.io_InvSet_out_0 ;
  /* hdlname = "rules_38 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5525.16-5525.31" */
  wire \rules_38.io_InvSet_out_1 ;
  /* hdlname = "rules_38 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5526.16-5526.31" */
  wire \rules_38.io_InvSet_out_2 ;
  /* hdlname = "rules_38 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5527.16-5527.31" */
  wire \rules_38.io_InvSet_out_3 ;
  /* hdlname = "rules_38 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5542.16-5542.29" */
  wire [1:0] \rules_38.io_MemData_in ;
  /* hdlname = "rules_38 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5543.16-5543.30" */
  wire [1:0] \rules_38.io_MemData_out ;
  /* hdlname = "rules_38 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5528.16-5528.30" */
  wire \rules_38.io_ShrSet_in_0 ;
  /* hdlname = "rules_38 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5529.16-5529.30" */
  wire \rules_38.io_ShrSet_in_1 ;
  /* hdlname = "rules_38 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5530.16-5530.30" */
  wire \rules_38.io_ShrSet_in_2 ;
  /* hdlname = "rules_38 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5531.16-5531.30" */
  wire \rules_38.io_ShrSet_in_3 ;
  /* hdlname = "rules_38 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5532.16-5532.31" */
  wire \rules_38.io_ShrSet_out_0 ;
  /* hdlname = "rules_38 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5533.16-5533.31" */
  wire \rules_38.io_ShrSet_out_1 ;
  /* hdlname = "rules_38 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5534.16-5534.31" */
  wire \rules_38.io_ShrSet_out_2 ;
  /* hdlname = "rules_38 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5535.16-5535.31" */
  wire \rules_38.io_ShrSet_out_3 ;
  /* hdlname = "rules_38 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5455.16-5455.23" */
  wire \rules_38.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9533.14-9533.36" */
  wire [1:0] rules_38_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9534.14-9534.37" */
  wire [1:0] rules_38_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9446.14-9446.41" */
  wire [1:0] rules_38_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9445.14-9445.42" */
  wire [1:0] rules_38_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9448.14-9448.41" */
  wire [1:0] rules_38_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9447.14-9447.42" */
  wire [1:0] rules_38_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9450.14-9450.41" */
  wire [1:0] rules_38_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9449.14-9449.42" */
  wire [1:0] rules_38_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9452.14-9452.41" */
  wire [1:0] rules_38_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9451.14-9451.42" */
  wire [1:0] rules_38_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9454.14-9454.42" */
  wire [1:0] rules_38_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9453.14-9453.43" */
  wire [1:0] rules_38_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9456.14-9456.42" */
  wire [1:0] rules_38_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9455.14-9455.43" */
  wire [1:0] rules_38_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9458.14-9458.42" */
  wire [1:0] rules_38_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9457.14-9457.43" */
  wire [1:0] rules_38_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9460.14-9460.42" */
  wire [1:0] rules_38_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9459.14-9459.43" */
  wire [1:0] rules_38_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9461.14-9461.40" */
  wire [2:0] rules_38_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9462.14-9462.41" */
  wire [1:0] rules_38_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9463.14-9463.40" */
  wire [2:0] rules_38_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9464.14-9464.41" */
  wire [1:0] rules_38_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9465.14-9465.40" */
  wire [2:0] rules_38_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9466.14-9466.41" */
  wire [1:0] rules_38_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9467.14-9467.40" */
  wire [2:0] rules_38_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9468.14-9468.41" */
  wire [1:0] rules_38_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9469.14-9469.41" */
  wire [2:0] rules_38_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9470.14-9470.42" */
  wire [1:0] rules_38_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9471.14-9471.41" */
  wire [2:0] rules_38_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9472.14-9472.42" */
  wire [1:0] rules_38_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9473.14-9473.41" */
  wire [2:0] rules_38_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9474.14-9474.42" */
  wire [1:0] rules_38_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9475.14-9475.41" */
  wire [2:0] rules_38_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9476.14-9476.42" */
  wire [1:0] rules_38_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9477.14-9477.40" */
  wire [2:0] rules_38_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9478.14-9478.41" */
  wire [1:0] rules_38_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9479.14-9479.40" */
  wire [2:0] rules_38_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9480.14-9480.41" */
  wire [1:0] rules_38_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9481.14-9481.40" */
  wire [2:0] rules_38_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9482.14-9482.41" */
  wire [1:0] rules_38_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9483.14-9483.40" */
  wire [2:0] rules_38_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9484.14-9484.41" */
  wire [1:0] rules_38_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9485.14-9485.41" */
  wire [2:0] rules_38_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9486.14-9486.42" */
  wire [1:0] rules_38_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9487.14-9487.41" */
  wire [2:0] rules_38_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9488.14-9488.42" */
  wire [1:0] rules_38_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9489.14-9489.41" */
  wire [2:0] rules_38_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9490.14-9490.42" */
  wire [1:0] rules_38_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9491.14-9491.41" */
  wire [2:0] rules_38_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9492.14-9492.42" */
  wire [1:0] rules_38_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9493.14-9493.40" */
  wire [2:0] rules_38_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9494.14-9494.41" */
  wire [1:0] rules_38_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9495.14-9495.40" */
  wire [2:0] rules_38_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9496.14-9496.41" */
  wire [1:0] rules_38_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9497.14-9497.40" */
  wire [2:0] rules_38_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9498.14-9498.41" */
  wire [1:0] rules_38_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9499.14-9499.40" */
  wire [2:0] rules_38_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9500.14-9500.41" */
  wire [1:0] rules_38_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9501.14-9501.41" */
  wire [2:0] rules_38_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9502.14-9502.42" */
  wire [1:0] rules_38_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9503.14-9503.41" */
  wire [2:0] rules_38_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9504.14-9504.42" */
  wire [1:0] rules_38_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9505.14-9505.41" */
  wire [2:0] rules_38_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9506.14-9506.42" */
  wire [1:0] rules_38_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9507.14-9507.41" */
  wire [2:0] rules_38_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9508.14-9508.42" */
  wire [1:0] rules_38_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9527.14-9527.35" */
  wire [2:0] rules_38_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9528.14-9528.36" */
  wire [2:0] rules_38_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9529.14-9529.35" */
  wire [1:0] rules_38_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9530.14-9530.36" */
  wire [1:0] rules_38_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9525.9-9525.30" */
  wire rules_38_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9526.9-9526.31" */
  wire rules_38_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9509.9-9509.32" */
  wire rules_38_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9510.9-9510.32" */
  wire rules_38_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9511.9-9511.32" */
  wire rules_38_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9512.9-9512.32" */
  wire rules_38_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9513.9-9513.33" */
  wire rules_38_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9514.9-9514.33" */
  wire rules_38_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9515.9-9515.33" */
  wire rules_38_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9516.9-9516.33" */
  wire rules_38_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9531.14-9531.36" */
  wire [1:0] rules_38_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9532.14-9532.37" */
  wire [1:0] rules_38_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9517.9-9517.32" */
  wire rules_38_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9518.9-9518.32" */
  wire rules_38_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9519.9-9519.32" */
  wire rules_38_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9520.9-9520.32" */
  wire rules_38_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9521.9-9521.33" */
  wire rules_38_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9522.9-9522.33" */
  wire rules_38_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9523.9-9523.33" */
  wire rules_38_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9524.9-9524.33" */
  wire rules_38_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9444.9-9444.25" */
  wire rules_38_io_en_r;
  /* hdlname = "rules_39 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5692.9-5692.15" */
  wire \rules_39._GEN_0 ;
  /* hdlname = "rules_39 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5693.14-5693.20" */
  wire [1:0] \rules_39._GEN_1 ;
  /* hdlname = "rules_39 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.14-5694.20" */
  wire [2:0] \rules_39._GEN_2 ;
  /* hdlname = "rules_39 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.9-5695.15" */
  wire \rules_39._GEN_3 ;
  /* hdlname = "rules_39 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.9-5696.15" */
  wire \rules_39._GEN_4 ;
  /* hdlname = "rules_39 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.14-5697.20" */
  wire [1:0] \rules_39._GEN_5 ;
  /* hdlname = "rules_39 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5689.16-5689.29" */
  wire [1:0] \rules_39.io_AuxData_in ;
  /* hdlname = "rules_39 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5690.16-5690.30" */
  wire [1:0] \rules_39.io_AuxData_out ;
  /* hdlname = "rules_39 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5602.16-5602.34" */
  wire [1:0] \rules_39.io_Cache_in_0_Data ;
  /* hdlname = "rules_39 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5601.16-5601.35" */
  wire [1:0] \rules_39.io_Cache_in_0_State ;
  /* hdlname = "rules_39 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5604.16-5604.34" */
  wire [1:0] \rules_39.io_Cache_in_1_Data ;
  /* hdlname = "rules_39 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5603.16-5603.35" */
  wire [1:0] \rules_39.io_Cache_in_1_State ;
  /* hdlname = "rules_39 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5606.16-5606.34" */
  wire [1:0] \rules_39.io_Cache_in_2_Data ;
  /* hdlname = "rules_39 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5605.16-5605.35" */
  wire [1:0] \rules_39.io_Cache_in_2_State ;
  /* hdlname = "rules_39 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5608.16-5608.34" */
  wire [1:0] \rules_39.io_Cache_in_3_Data ;
  /* hdlname = "rules_39 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5607.16-5607.35" */
  wire [1:0] \rules_39.io_Cache_in_3_State ;
  /* hdlname = "rules_39 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5610.16-5610.35" */
  wire [1:0] \rules_39.io_Cache_out_0_Data ;
  /* hdlname = "rules_39 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5609.16-5609.36" */
  wire [1:0] \rules_39.io_Cache_out_0_State ;
  /* hdlname = "rules_39 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5612.16-5612.35" */
  wire [1:0] \rules_39.io_Cache_out_1_Data ;
  /* hdlname = "rules_39 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5611.16-5611.36" */
  wire [1:0] \rules_39.io_Cache_out_1_State ;
  /* hdlname = "rules_39 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5614.16-5614.35" */
  wire [1:0] \rules_39.io_Cache_out_2_Data ;
  /* hdlname = "rules_39 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5613.16-5613.36" */
  wire [1:0] \rules_39.io_Cache_out_2_State ;
  /* hdlname = "rules_39 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5616.16-5616.35" */
  wire [1:0] \rules_39.io_Cache_out_3_Data ;
  /* hdlname = "rules_39 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5615.16-5615.36" */
  wire [1:0] \rules_39.io_Cache_out_3_State ;
  /* hdlname = "rules_39 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5617.16-5617.33" */
  wire [2:0] \rules_39.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_39 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5618.16-5618.34" */
  wire [1:0] \rules_39.io_Chan1_in_0_Data ;
  /* hdlname = "rules_39 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5619.16-5619.33" */
  wire [2:0] \rules_39.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_39 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5620.16-5620.34" */
  wire [1:0] \rules_39.io_Chan1_in_1_Data ;
  /* hdlname = "rules_39 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5621.16-5621.33" */
  wire [2:0] \rules_39.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_39 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5622.16-5622.34" */
  wire [1:0] \rules_39.io_Chan1_in_2_Data ;
  /* hdlname = "rules_39 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5623.16-5623.33" */
  wire [2:0] \rules_39.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_39 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5624.16-5624.34" */
  wire [1:0] \rules_39.io_Chan1_in_3_Data ;
  /* hdlname = "rules_39 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5625.16-5625.34" */
  wire [2:0] \rules_39.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_39 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5626.16-5626.35" */
  wire [1:0] \rules_39.io_Chan1_out_0_Data ;
  /* hdlname = "rules_39 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5627.16-5627.34" */
  wire [2:0] \rules_39.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_39 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5628.16-5628.35" */
  wire [1:0] \rules_39.io_Chan1_out_1_Data ;
  /* hdlname = "rules_39 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5629.16-5629.34" */
  wire [2:0] \rules_39.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_39 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5630.16-5630.35" */
  wire [1:0] \rules_39.io_Chan1_out_2_Data ;
  /* hdlname = "rules_39 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5631.16-5631.34" */
  wire [2:0] \rules_39.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_39 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5632.16-5632.35" */
  wire [1:0] \rules_39.io_Chan1_out_3_Data ;
  /* hdlname = "rules_39 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5633.16-5633.33" */
  wire [2:0] \rules_39.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_39 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5634.16-5634.34" */
  wire [1:0] \rules_39.io_Chan2_in_0_Data ;
  /* hdlname = "rules_39 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5635.16-5635.33" */
  wire [2:0] \rules_39.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_39 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5636.16-5636.34" */
  wire [1:0] \rules_39.io_Chan2_in_1_Data ;
  /* hdlname = "rules_39 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5637.16-5637.33" */
  wire [2:0] \rules_39.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_39 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5638.16-5638.34" */
  wire [1:0] \rules_39.io_Chan2_in_2_Data ;
  /* hdlname = "rules_39 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5639.16-5639.33" */
  wire [2:0] \rules_39.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_39 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5640.16-5640.34" */
  wire [1:0] \rules_39.io_Chan2_in_3_Data ;
  /* hdlname = "rules_39 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5641.16-5641.34" */
  wire [2:0] \rules_39.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_39 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5642.16-5642.35" */
  wire [1:0] \rules_39.io_Chan2_out_0_Data ;
  /* hdlname = "rules_39 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5643.16-5643.34" */
  wire [2:0] \rules_39.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_39 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5644.16-5644.35" */
  wire [1:0] \rules_39.io_Chan2_out_1_Data ;
  /* hdlname = "rules_39 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5645.16-5645.34" */
  wire [2:0] \rules_39.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_39 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5646.16-5646.35" */
  wire [1:0] \rules_39.io_Chan2_out_2_Data ;
  /* hdlname = "rules_39 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5647.16-5647.34" */
  wire [2:0] \rules_39.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_39 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5648.16-5648.35" */
  wire [1:0] \rules_39.io_Chan2_out_3_Data ;
  /* hdlname = "rules_39 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5649.16-5649.33" */
  wire [2:0] \rules_39.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_39 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5650.16-5650.34" */
  wire [1:0] \rules_39.io_Chan3_in_0_Data ;
  /* hdlname = "rules_39 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5651.16-5651.33" */
  wire [2:0] \rules_39.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_39 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5652.16-5652.34" */
  wire [1:0] \rules_39.io_Chan3_in_1_Data ;
  /* hdlname = "rules_39 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5653.16-5653.33" */
  wire [2:0] \rules_39.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_39 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5654.16-5654.34" */
  wire [1:0] \rules_39.io_Chan3_in_2_Data ;
  /* hdlname = "rules_39 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5655.16-5655.33" */
  wire [2:0] \rules_39.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_39 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5656.16-5656.34" */
  wire [1:0] \rules_39.io_Chan3_in_3_Data ;
  /* hdlname = "rules_39 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5657.16-5657.34" */
  wire [2:0] \rules_39.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_39 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5658.16-5658.35" */
  wire [1:0] \rules_39.io_Chan3_out_0_Data ;
  /* hdlname = "rules_39 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5659.16-5659.34" */
  wire [2:0] \rules_39.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_39 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5660.16-5660.35" */
  wire [1:0] \rules_39.io_Chan3_out_1_Data ;
  /* hdlname = "rules_39 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5661.16-5661.34" */
  wire [2:0] \rules_39.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_39 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5662.16-5662.35" */
  wire [1:0] \rules_39.io_Chan3_out_2_Data ;
  /* hdlname = "rules_39 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5663.16-5663.34" */
  wire [2:0] \rules_39.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_39 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5664.16-5664.35" */
  wire [1:0] \rules_39.io_Chan3_out_3_Data ;
  /* hdlname = "rules_39 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5683.16-5683.28" */
  wire [2:0] \rules_39.io_CurCmd_in ;
  /* hdlname = "rules_39 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5684.16-5684.29" */
  wire [2:0] \rules_39.io_CurCmd_out ;
  /* hdlname = "rules_39 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5685.16-5685.28" */
  wire [1:0] \rules_39.io_CurPtr_in ;
  /* hdlname = "rules_39 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5686.16-5686.29" */
  wire [1:0] \rules_39.io_CurPtr_out ;
  /* hdlname = "rules_39 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5681.16-5681.28" */
  wire \rules_39.io_ExGntd_in ;
  /* hdlname = "rules_39 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5682.16-5682.29" */
  wire \rules_39.io_ExGntd_out ;
  /* hdlname = "rules_39 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5665.16-5665.30" */
  wire \rules_39.io_InvSet_in_0 ;
  /* hdlname = "rules_39 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5666.16-5666.30" */
  wire \rules_39.io_InvSet_in_1 ;
  /* hdlname = "rules_39 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5667.16-5667.30" */
  wire \rules_39.io_InvSet_in_2 ;
  /* hdlname = "rules_39 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5668.16-5668.30" */
  wire \rules_39.io_InvSet_in_3 ;
  /* hdlname = "rules_39 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5669.16-5669.31" */
  wire \rules_39.io_InvSet_out_0 ;
  /* hdlname = "rules_39 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5670.16-5670.31" */
  wire \rules_39.io_InvSet_out_1 ;
  /* hdlname = "rules_39 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5671.16-5671.31" */
  wire \rules_39.io_InvSet_out_2 ;
  /* hdlname = "rules_39 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5672.16-5672.31" */
  wire \rules_39.io_InvSet_out_3 ;
  /* hdlname = "rules_39 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5687.16-5687.29" */
  wire [1:0] \rules_39.io_MemData_in ;
  /* hdlname = "rules_39 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5688.16-5688.30" */
  wire [1:0] \rules_39.io_MemData_out ;
  /* hdlname = "rules_39 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5673.16-5673.30" */
  wire \rules_39.io_ShrSet_in_0 ;
  /* hdlname = "rules_39 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5674.16-5674.30" */
  wire \rules_39.io_ShrSet_in_1 ;
  /* hdlname = "rules_39 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5675.16-5675.30" */
  wire \rules_39.io_ShrSet_in_2 ;
  /* hdlname = "rules_39 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5676.16-5676.30" */
  wire \rules_39.io_ShrSet_in_3 ;
  /* hdlname = "rules_39 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5677.16-5677.31" */
  wire \rules_39.io_ShrSet_out_0 ;
  /* hdlname = "rules_39 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5678.16-5678.31" */
  wire \rules_39.io_ShrSet_out_1 ;
  /* hdlname = "rules_39 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5679.16-5679.31" */
  wire \rules_39.io_ShrSet_out_2 ;
  /* hdlname = "rules_39 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5680.16-5680.31" */
  wire \rules_39.io_ShrSet_out_3 ;
  /* hdlname = "rules_39 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5600.16-5600.23" */
  wire \rules_39.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9624.14-9624.36" */
  wire [1:0] rules_39_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9625.14-9625.37" */
  wire [1:0] rules_39_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9537.14-9537.41" */
  wire [1:0] rules_39_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9536.14-9536.42" */
  wire [1:0] rules_39_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9539.14-9539.41" */
  wire [1:0] rules_39_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9538.14-9538.42" */
  wire [1:0] rules_39_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9541.14-9541.41" */
  wire [1:0] rules_39_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9540.14-9540.42" */
  wire [1:0] rules_39_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9543.14-9543.41" */
  wire [1:0] rules_39_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9542.14-9542.42" */
  wire [1:0] rules_39_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9545.14-9545.42" */
  wire [1:0] rules_39_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9544.14-9544.43" */
  wire [1:0] rules_39_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9547.14-9547.42" */
  wire [1:0] rules_39_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9546.14-9546.43" */
  wire [1:0] rules_39_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9549.14-9549.42" */
  wire [1:0] rules_39_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9548.14-9548.43" */
  wire [1:0] rules_39_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9551.14-9551.42" */
  wire [1:0] rules_39_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9550.14-9550.43" */
  wire [1:0] rules_39_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9552.14-9552.40" */
  wire [2:0] rules_39_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9553.14-9553.41" */
  wire [1:0] rules_39_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9554.14-9554.40" */
  wire [2:0] rules_39_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9555.14-9555.41" */
  wire [1:0] rules_39_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9556.14-9556.40" */
  wire [2:0] rules_39_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9557.14-9557.41" */
  wire [1:0] rules_39_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9558.14-9558.40" */
  wire [2:0] rules_39_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9559.14-9559.41" */
  wire [1:0] rules_39_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9560.14-9560.41" */
  wire [2:0] rules_39_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9561.14-9561.42" */
  wire [1:0] rules_39_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9562.14-9562.41" */
  wire [2:0] rules_39_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9563.14-9563.42" */
  wire [1:0] rules_39_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9564.14-9564.41" */
  wire [2:0] rules_39_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9565.14-9565.42" */
  wire [1:0] rules_39_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9566.14-9566.41" */
  wire [2:0] rules_39_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9567.14-9567.42" */
  wire [1:0] rules_39_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9568.14-9568.40" */
  wire [2:0] rules_39_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9569.14-9569.41" */
  wire [1:0] rules_39_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9570.14-9570.40" */
  wire [2:0] rules_39_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9571.14-9571.41" */
  wire [1:0] rules_39_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9572.14-9572.40" */
  wire [2:0] rules_39_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9573.14-9573.41" */
  wire [1:0] rules_39_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9574.14-9574.40" */
  wire [2:0] rules_39_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9575.14-9575.41" */
  wire [1:0] rules_39_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9576.14-9576.41" */
  wire [2:0] rules_39_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9577.14-9577.42" */
  wire [1:0] rules_39_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9578.14-9578.41" */
  wire [2:0] rules_39_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9579.14-9579.42" */
  wire [1:0] rules_39_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9580.14-9580.41" */
  wire [2:0] rules_39_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9581.14-9581.42" */
  wire [1:0] rules_39_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9582.14-9582.41" */
  wire [2:0] rules_39_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9583.14-9583.42" */
  wire [1:0] rules_39_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9584.14-9584.40" */
  wire [2:0] rules_39_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9585.14-9585.41" */
  wire [1:0] rules_39_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9586.14-9586.40" */
  wire [2:0] rules_39_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9587.14-9587.41" */
  wire [1:0] rules_39_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9588.14-9588.40" */
  wire [2:0] rules_39_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9589.14-9589.41" */
  wire [1:0] rules_39_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9590.14-9590.40" */
  wire [2:0] rules_39_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9591.14-9591.41" */
  wire [1:0] rules_39_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9592.14-9592.41" */
  wire [2:0] rules_39_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9593.14-9593.42" */
  wire [1:0] rules_39_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9594.14-9594.41" */
  wire [2:0] rules_39_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9595.14-9595.42" */
  wire [1:0] rules_39_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9596.14-9596.41" */
  wire [2:0] rules_39_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9597.14-9597.42" */
  wire [1:0] rules_39_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9598.14-9598.41" */
  wire [2:0] rules_39_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9599.14-9599.42" */
  wire [1:0] rules_39_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9618.14-9618.35" */
  wire [2:0] rules_39_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9619.14-9619.36" */
  wire [2:0] rules_39_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9620.14-9620.35" */
  wire [1:0] rules_39_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9621.14-9621.36" */
  wire [1:0] rules_39_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9616.9-9616.30" */
  wire rules_39_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9617.9-9617.31" */
  wire rules_39_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9600.9-9600.32" */
  wire rules_39_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9601.9-9601.32" */
  wire rules_39_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9602.9-9602.32" */
  wire rules_39_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9603.9-9603.32" */
  wire rules_39_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9604.9-9604.33" */
  wire rules_39_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9605.9-9605.33" */
  wire rules_39_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9606.9-9606.33" */
  wire rules_39_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9607.9-9607.33" */
  wire rules_39_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9622.14-9622.36" */
  wire [1:0] rules_39_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9623.14-9623.37" */
  wire [1:0] rules_39_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9608.9-9608.32" */
  wire rules_39_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9609.9-9609.32" */
  wire rules_39_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9610.9-9610.32" */
  wire rules_39_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9611.9-9611.32" */
  wire rules_39_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9612.9-9612.33" */
  wire rules_39_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9613.9-9613.33" */
  wire rules_39_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9614.9-9614.33" */
  wire rules_39_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9615.9-9615.33" */
  wire rules_39_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9535.9-9535.25" */
  wire rules_39_io_en_r;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6348.14-6348.35" */
  wire [1:0] rules_3_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6349.14-6349.36" */
  wire [1:0] rules_3_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6261.14-6261.40" */
  wire [1:0] rules_3_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6260.14-6260.41" */
  wire [1:0] rules_3_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6263.14-6263.40" */
  wire [1:0] rules_3_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6262.14-6262.41" */
  wire [1:0] rules_3_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6265.14-6265.40" */
  wire [1:0] rules_3_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6264.14-6264.41" */
  wire [1:0] rules_3_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6267.14-6267.40" */
  wire [1:0] rules_3_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6266.14-6266.41" */
  wire [1:0] rules_3_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6269.14-6269.41" */
  wire [1:0] rules_3_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6268.14-6268.42" */
  wire [1:0] rules_3_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6271.14-6271.41" */
  wire [1:0] rules_3_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6270.14-6270.42" */
  wire [1:0] rules_3_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6273.14-6273.41" */
  wire [1:0] rules_3_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6272.14-6272.42" */
  wire [1:0] rules_3_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6275.14-6275.41" */
  wire [1:0] rules_3_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6274.14-6274.42" */
  wire [1:0] rules_3_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6276.14-6276.39" */
  wire [2:0] rules_3_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6277.14-6277.40" */
  wire [1:0] rules_3_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6278.14-6278.39" */
  wire [2:0] rules_3_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6279.14-6279.40" */
  wire [1:0] rules_3_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6280.14-6280.39" */
  wire [2:0] rules_3_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6281.14-6281.40" */
  wire [1:0] rules_3_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6282.14-6282.39" */
  wire [2:0] rules_3_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6283.14-6283.40" */
  wire [1:0] rules_3_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6284.14-6284.40" */
  wire [2:0] rules_3_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6285.14-6285.41" */
  wire [1:0] rules_3_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6286.14-6286.40" */
  wire [2:0] rules_3_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6287.14-6287.41" */
  wire [1:0] rules_3_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6288.14-6288.40" */
  wire [2:0] rules_3_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6289.14-6289.41" */
  wire [1:0] rules_3_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6290.14-6290.40" */
  wire [2:0] rules_3_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6291.14-6291.41" */
  wire [1:0] rules_3_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6292.14-6292.39" */
  wire [2:0] rules_3_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6293.14-6293.40" */
  wire [1:0] rules_3_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6294.14-6294.39" */
  wire [2:0] rules_3_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6295.14-6295.40" */
  wire [1:0] rules_3_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6296.14-6296.39" */
  wire [2:0] rules_3_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6297.14-6297.40" */
  wire [1:0] rules_3_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6298.14-6298.39" */
  wire [2:0] rules_3_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6299.14-6299.40" */
  wire [1:0] rules_3_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6300.14-6300.40" */
  wire [2:0] rules_3_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6301.14-6301.41" */
  wire [1:0] rules_3_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6302.14-6302.40" */
  wire [2:0] rules_3_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6303.14-6303.41" */
  wire [1:0] rules_3_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6304.14-6304.40" */
  wire [2:0] rules_3_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6305.14-6305.41" */
  wire [1:0] rules_3_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6306.14-6306.40" */
  wire [2:0] rules_3_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6307.14-6307.41" */
  wire [1:0] rules_3_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6308.14-6308.39" */
  wire [2:0] rules_3_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6309.14-6309.40" */
  wire [1:0] rules_3_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6310.14-6310.39" */
  wire [2:0] rules_3_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6311.14-6311.40" */
  wire [1:0] rules_3_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6312.14-6312.39" */
  wire [2:0] rules_3_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6313.14-6313.40" */
  wire [1:0] rules_3_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6314.14-6314.39" */
  wire [2:0] rules_3_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6315.14-6315.40" */
  wire [1:0] rules_3_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6316.14-6316.40" */
  wire [2:0] rules_3_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6317.14-6317.41" */
  wire [1:0] rules_3_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6318.14-6318.40" */
  wire [2:0] rules_3_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6319.14-6319.41" */
  wire [1:0] rules_3_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6320.14-6320.40" */
  wire [2:0] rules_3_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6321.14-6321.41" */
  wire [1:0] rules_3_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6322.14-6322.40" */
  wire [2:0] rules_3_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6323.14-6323.41" */
  wire [1:0] rules_3_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6342.14-6342.34" */
  wire [2:0] rules_3_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6343.14-6343.35" */
  wire [2:0] rules_3_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6344.14-6344.34" */
  wire [1:0] rules_3_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6345.14-6345.35" */
  wire [1:0] rules_3_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6340.9-6340.29" */
  wire rules_3_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6341.9-6341.30" */
  wire rules_3_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6324.9-6324.31" */
  wire rules_3_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6325.9-6325.31" */
  wire rules_3_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6326.9-6326.31" */
  wire rules_3_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6327.9-6327.31" */
  wire rules_3_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6328.9-6328.32" */
  wire rules_3_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6329.9-6329.32" */
  wire rules_3_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6330.9-6330.32" */
  wire rules_3_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6331.9-6331.32" */
  wire rules_3_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6346.14-6346.35" */
  wire [1:0] rules_3_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6347.14-6347.36" */
  wire [1:0] rules_3_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6332.9-6332.31" */
  wire rules_3_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6333.9-6333.31" */
  wire rules_3_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6334.9-6334.31" */
  wire rules_3_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6335.9-6335.31" */
  wire rules_3_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6336.9-6336.32" */
  wire rules_3_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6337.9-6337.32" */
  wire rules_3_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6338.9-6338.32" */
  wire rules_3_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6339.9-6339.32" */
  wire rules_3_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6259.9-6259.24" */
  wire rules_3_io_en_r;
  /* hdlname = "rules_4 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:654.14-654.20" */
  wire [1:0] \rules_4._GEN_0 ;
  /* hdlname = "rules_4 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:655.14-655.20" */
  wire [1:0] \rules_4._GEN_1 ;
  /* hdlname = "rules_4 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:651.16-651.29" */
  wire [1:0] \rules_4.io_AuxData_in ;
  /* hdlname = "rules_4 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:652.16-652.30" */
  wire [1:0] \rules_4.io_AuxData_out ;
  /* hdlname = "rules_4 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:564.16-564.34" */
  wire [1:0] \rules_4.io_Cache_in_0_Data ;
  /* hdlname = "rules_4 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:563.16-563.35" */
  wire [1:0] \rules_4.io_Cache_in_0_State ;
  /* hdlname = "rules_4 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:566.16-566.34" */
  wire [1:0] \rules_4.io_Cache_in_1_Data ;
  /* hdlname = "rules_4 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:565.16-565.35" */
  wire [1:0] \rules_4.io_Cache_in_1_State ;
  /* hdlname = "rules_4 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:568.16-568.34" */
  wire [1:0] \rules_4.io_Cache_in_2_Data ;
  /* hdlname = "rules_4 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:567.16-567.35" */
  wire [1:0] \rules_4.io_Cache_in_2_State ;
  /* hdlname = "rules_4 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:570.16-570.34" */
  wire [1:0] \rules_4.io_Cache_in_3_Data ;
  /* hdlname = "rules_4 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:569.16-569.35" */
  wire [1:0] \rules_4.io_Cache_in_3_State ;
  /* hdlname = "rules_4 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:572.16-572.35" */
  wire [1:0] \rules_4.io_Cache_out_0_Data ;
  /* hdlname = "rules_4 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:571.16-571.36" */
  wire [1:0] \rules_4.io_Cache_out_0_State ;
  /* hdlname = "rules_4 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:574.16-574.35" */
  wire [1:0] \rules_4.io_Cache_out_1_Data ;
  /* hdlname = "rules_4 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:573.16-573.36" */
  wire [1:0] \rules_4.io_Cache_out_1_State ;
  /* hdlname = "rules_4 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:576.16-576.35" */
  wire [1:0] \rules_4.io_Cache_out_2_Data ;
  /* hdlname = "rules_4 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:575.16-575.36" */
  wire [1:0] \rules_4.io_Cache_out_2_State ;
  /* hdlname = "rules_4 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:578.16-578.35" */
  wire [1:0] \rules_4.io_Cache_out_3_Data ;
  /* hdlname = "rules_4 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:577.16-577.36" */
  wire [1:0] \rules_4.io_Cache_out_3_State ;
  /* hdlname = "rules_4 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:579.16-579.33" */
  wire [2:0] \rules_4.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_4 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:580.16-580.34" */
  wire [1:0] \rules_4.io_Chan1_in_0_Data ;
  /* hdlname = "rules_4 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:581.16-581.33" */
  wire [2:0] \rules_4.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_4 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:582.16-582.34" */
  wire [1:0] \rules_4.io_Chan1_in_1_Data ;
  /* hdlname = "rules_4 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:583.16-583.33" */
  wire [2:0] \rules_4.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_4 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:584.16-584.34" */
  wire [1:0] \rules_4.io_Chan1_in_2_Data ;
  /* hdlname = "rules_4 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:585.16-585.33" */
  wire [2:0] \rules_4.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_4 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:586.16-586.34" */
  wire [1:0] \rules_4.io_Chan1_in_3_Data ;
  /* hdlname = "rules_4 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:587.16-587.34" */
  wire [2:0] \rules_4.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_4 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:588.16-588.35" */
  wire [1:0] \rules_4.io_Chan1_out_0_Data ;
  /* hdlname = "rules_4 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:589.16-589.34" */
  wire [2:0] \rules_4.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_4 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:590.16-590.35" */
  wire [1:0] \rules_4.io_Chan1_out_1_Data ;
  /* hdlname = "rules_4 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:591.16-591.34" */
  wire [2:0] \rules_4.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_4 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:592.16-592.35" */
  wire [1:0] \rules_4.io_Chan1_out_2_Data ;
  /* hdlname = "rules_4 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:593.16-593.34" */
  wire [2:0] \rules_4.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_4 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:594.16-594.35" */
  wire [1:0] \rules_4.io_Chan1_out_3_Data ;
  /* hdlname = "rules_4 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:595.16-595.33" */
  wire [2:0] \rules_4.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_4 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:596.16-596.34" */
  wire [1:0] \rules_4.io_Chan2_in_0_Data ;
  /* hdlname = "rules_4 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:597.16-597.33" */
  wire [2:0] \rules_4.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_4 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:598.16-598.34" */
  wire [1:0] \rules_4.io_Chan2_in_1_Data ;
  /* hdlname = "rules_4 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:599.16-599.33" */
  wire [2:0] \rules_4.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_4 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:600.16-600.34" */
  wire [1:0] \rules_4.io_Chan2_in_2_Data ;
  /* hdlname = "rules_4 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:601.16-601.33" */
  wire [2:0] \rules_4.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_4 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:602.16-602.34" */
  wire [1:0] \rules_4.io_Chan2_in_3_Data ;
  /* hdlname = "rules_4 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:603.16-603.34" */
  wire [2:0] \rules_4.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_4 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:604.16-604.35" */
  wire [1:0] \rules_4.io_Chan2_out_0_Data ;
  /* hdlname = "rules_4 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:605.16-605.34" */
  wire [2:0] \rules_4.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_4 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:606.16-606.35" */
  wire [1:0] \rules_4.io_Chan2_out_1_Data ;
  /* hdlname = "rules_4 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:607.16-607.34" */
  wire [2:0] \rules_4.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_4 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:608.16-608.35" */
  wire [1:0] \rules_4.io_Chan2_out_2_Data ;
  /* hdlname = "rules_4 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:609.16-609.34" */
  wire [2:0] \rules_4.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_4 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:610.16-610.35" */
  wire [1:0] \rules_4.io_Chan2_out_3_Data ;
  /* hdlname = "rules_4 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:611.16-611.33" */
  wire [2:0] \rules_4.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_4 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:612.16-612.34" */
  wire [1:0] \rules_4.io_Chan3_in_0_Data ;
  /* hdlname = "rules_4 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:613.16-613.33" */
  wire [2:0] \rules_4.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_4 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:614.16-614.34" */
  wire [1:0] \rules_4.io_Chan3_in_1_Data ;
  /* hdlname = "rules_4 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:615.16-615.33" */
  wire [2:0] \rules_4.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_4 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:616.16-616.34" */
  wire [1:0] \rules_4.io_Chan3_in_2_Data ;
  /* hdlname = "rules_4 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:617.16-617.33" */
  wire [2:0] \rules_4.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_4 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:618.16-618.34" */
  wire [1:0] \rules_4.io_Chan3_in_3_Data ;
  /* hdlname = "rules_4 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:619.16-619.34" */
  wire [2:0] \rules_4.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_4 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:620.16-620.35" */
  wire [1:0] \rules_4.io_Chan3_out_0_Data ;
  /* hdlname = "rules_4 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:621.16-621.34" */
  wire [2:0] \rules_4.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_4 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:622.16-622.35" */
  wire [1:0] \rules_4.io_Chan3_out_1_Data ;
  /* hdlname = "rules_4 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:623.16-623.34" */
  wire [2:0] \rules_4.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_4 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:624.16-624.35" */
  wire [1:0] \rules_4.io_Chan3_out_2_Data ;
  /* hdlname = "rules_4 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:625.16-625.34" */
  wire [2:0] \rules_4.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_4 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:626.16-626.35" */
  wire [1:0] \rules_4.io_Chan3_out_3_Data ;
  /* hdlname = "rules_4 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:645.16-645.28" */
  wire [2:0] \rules_4.io_CurCmd_in ;
  /* hdlname = "rules_4 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:646.16-646.29" */
  wire [2:0] \rules_4.io_CurCmd_out ;
  /* hdlname = "rules_4 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:647.16-647.28" */
  wire [1:0] \rules_4.io_CurPtr_in ;
  /* hdlname = "rules_4 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:648.16-648.29" */
  wire [1:0] \rules_4.io_CurPtr_out ;
  /* hdlname = "rules_4 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:643.16-643.28" */
  wire \rules_4.io_ExGntd_in ;
  /* hdlname = "rules_4 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:644.16-644.29" */
  wire \rules_4.io_ExGntd_out ;
  /* hdlname = "rules_4 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:627.16-627.30" */
  wire \rules_4.io_InvSet_in_0 ;
  /* hdlname = "rules_4 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:628.16-628.30" */
  wire \rules_4.io_InvSet_in_1 ;
  /* hdlname = "rules_4 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:629.16-629.30" */
  wire \rules_4.io_InvSet_in_2 ;
  /* hdlname = "rules_4 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:630.16-630.30" */
  wire \rules_4.io_InvSet_in_3 ;
  /* hdlname = "rules_4 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:631.16-631.31" */
  wire \rules_4.io_InvSet_out_0 ;
  /* hdlname = "rules_4 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:632.16-632.31" */
  wire \rules_4.io_InvSet_out_1 ;
  /* hdlname = "rules_4 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:633.16-633.31" */
  wire \rules_4.io_InvSet_out_2 ;
  /* hdlname = "rules_4 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:634.16-634.31" */
  wire \rules_4.io_InvSet_out_3 ;
  /* hdlname = "rules_4 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:649.16-649.29" */
  wire [1:0] \rules_4.io_MemData_in ;
  /* hdlname = "rules_4 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:650.16-650.30" */
  wire [1:0] \rules_4.io_MemData_out ;
  /* hdlname = "rules_4 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:635.16-635.30" */
  wire \rules_4.io_ShrSet_in_0 ;
  /* hdlname = "rules_4 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:636.16-636.30" */
  wire \rules_4.io_ShrSet_in_1 ;
  /* hdlname = "rules_4 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:637.16-637.30" */
  wire \rules_4.io_ShrSet_in_2 ;
  /* hdlname = "rules_4 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:638.16-638.30" */
  wire \rules_4.io_ShrSet_in_3 ;
  /* hdlname = "rules_4 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:639.16-639.31" */
  wire \rules_4.io_ShrSet_out_0 ;
  /* hdlname = "rules_4 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:640.16-640.31" */
  wire \rules_4.io_ShrSet_out_1 ;
  /* hdlname = "rules_4 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:641.16-641.31" */
  wire \rules_4.io_ShrSet_out_2 ;
  /* hdlname = "rules_4 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:642.16-642.31" */
  wire \rules_4.io_ShrSet_out_3 ;
  /* hdlname = "rules_4 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:562.16-562.23" */
  wire \rules_4.io_en_r ;
  /* hdlname = "rules_40 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5837.9-5837.15" */
  wire \rules_40._GEN_0 ;
  /* hdlname = "rules_40 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5838.14-5838.20" */
  wire [1:0] \rules_40._GEN_1 ;
  /* hdlname = "rules_40 _GEN_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.14-5839.20" */
  wire [2:0] \rules_40._GEN_2 ;
  /* hdlname = "rules_40 _GEN_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.9-5840.15" */
  wire \rules_40._GEN_3 ;
  /* hdlname = "rules_40 _GEN_4" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.9-5841.15" */
  wire \rules_40._GEN_4 ;
  /* hdlname = "rules_40 _GEN_5" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.14-5842.20" */
  wire [1:0] \rules_40._GEN_5 ;
  /* hdlname = "rules_40 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5834.16-5834.29" */
  wire [1:0] \rules_40.io_AuxData_in ;
  /* hdlname = "rules_40 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5835.16-5835.30" */
  wire [1:0] \rules_40.io_AuxData_out ;
  /* hdlname = "rules_40 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5747.16-5747.34" */
  wire [1:0] \rules_40.io_Cache_in_0_Data ;
  /* hdlname = "rules_40 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5746.16-5746.35" */
  wire [1:0] \rules_40.io_Cache_in_0_State ;
  /* hdlname = "rules_40 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5749.16-5749.34" */
  wire [1:0] \rules_40.io_Cache_in_1_Data ;
  /* hdlname = "rules_40 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5748.16-5748.35" */
  wire [1:0] \rules_40.io_Cache_in_1_State ;
  /* hdlname = "rules_40 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5751.16-5751.34" */
  wire [1:0] \rules_40.io_Cache_in_2_Data ;
  /* hdlname = "rules_40 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5750.16-5750.35" */
  wire [1:0] \rules_40.io_Cache_in_2_State ;
  /* hdlname = "rules_40 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5753.16-5753.34" */
  wire [1:0] \rules_40.io_Cache_in_3_Data ;
  /* hdlname = "rules_40 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5752.16-5752.35" */
  wire [1:0] \rules_40.io_Cache_in_3_State ;
  /* hdlname = "rules_40 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5755.16-5755.35" */
  wire [1:0] \rules_40.io_Cache_out_0_Data ;
  /* hdlname = "rules_40 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5754.16-5754.36" */
  wire [1:0] \rules_40.io_Cache_out_0_State ;
  /* hdlname = "rules_40 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5757.16-5757.35" */
  wire [1:0] \rules_40.io_Cache_out_1_Data ;
  /* hdlname = "rules_40 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5756.16-5756.36" */
  wire [1:0] \rules_40.io_Cache_out_1_State ;
  /* hdlname = "rules_40 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5759.16-5759.35" */
  wire [1:0] \rules_40.io_Cache_out_2_Data ;
  /* hdlname = "rules_40 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5758.16-5758.36" */
  wire [1:0] \rules_40.io_Cache_out_2_State ;
  /* hdlname = "rules_40 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5761.16-5761.35" */
  wire [1:0] \rules_40.io_Cache_out_3_Data ;
  /* hdlname = "rules_40 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5760.16-5760.36" */
  wire [1:0] \rules_40.io_Cache_out_3_State ;
  /* hdlname = "rules_40 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5762.16-5762.33" */
  wire [2:0] \rules_40.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_40 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5763.16-5763.34" */
  wire [1:0] \rules_40.io_Chan1_in_0_Data ;
  /* hdlname = "rules_40 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5764.16-5764.33" */
  wire [2:0] \rules_40.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_40 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5765.16-5765.34" */
  wire [1:0] \rules_40.io_Chan1_in_1_Data ;
  /* hdlname = "rules_40 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5766.16-5766.33" */
  wire [2:0] \rules_40.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_40 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5767.16-5767.34" */
  wire [1:0] \rules_40.io_Chan1_in_2_Data ;
  /* hdlname = "rules_40 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5768.16-5768.33" */
  wire [2:0] \rules_40.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_40 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5769.16-5769.34" */
  wire [1:0] \rules_40.io_Chan1_in_3_Data ;
  /* hdlname = "rules_40 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5770.16-5770.34" */
  wire [2:0] \rules_40.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_40 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5771.16-5771.35" */
  wire [1:0] \rules_40.io_Chan1_out_0_Data ;
  /* hdlname = "rules_40 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5772.16-5772.34" */
  wire [2:0] \rules_40.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_40 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5773.16-5773.35" */
  wire [1:0] \rules_40.io_Chan1_out_1_Data ;
  /* hdlname = "rules_40 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5774.16-5774.34" */
  wire [2:0] \rules_40.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_40 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5775.16-5775.35" */
  wire [1:0] \rules_40.io_Chan1_out_2_Data ;
  /* hdlname = "rules_40 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5776.16-5776.34" */
  wire [2:0] \rules_40.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_40 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5777.16-5777.35" */
  wire [1:0] \rules_40.io_Chan1_out_3_Data ;
  /* hdlname = "rules_40 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5778.16-5778.33" */
  wire [2:0] \rules_40.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_40 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5779.16-5779.34" */
  wire [1:0] \rules_40.io_Chan2_in_0_Data ;
  /* hdlname = "rules_40 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5780.16-5780.33" */
  wire [2:0] \rules_40.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_40 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5781.16-5781.34" */
  wire [1:0] \rules_40.io_Chan2_in_1_Data ;
  /* hdlname = "rules_40 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5782.16-5782.33" */
  wire [2:0] \rules_40.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_40 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5783.16-5783.34" */
  wire [1:0] \rules_40.io_Chan2_in_2_Data ;
  /* hdlname = "rules_40 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5784.16-5784.33" */
  wire [2:0] \rules_40.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_40 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5785.16-5785.34" */
  wire [1:0] \rules_40.io_Chan2_in_3_Data ;
  /* hdlname = "rules_40 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5786.16-5786.34" */
  wire [2:0] \rules_40.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_40 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5787.16-5787.35" */
  wire [1:0] \rules_40.io_Chan2_out_0_Data ;
  /* hdlname = "rules_40 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5788.16-5788.34" */
  wire [2:0] \rules_40.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_40 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5789.16-5789.35" */
  wire [1:0] \rules_40.io_Chan2_out_1_Data ;
  /* hdlname = "rules_40 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5790.16-5790.34" */
  wire [2:0] \rules_40.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_40 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5791.16-5791.35" */
  wire [1:0] \rules_40.io_Chan2_out_2_Data ;
  /* hdlname = "rules_40 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5792.16-5792.34" */
  wire [2:0] \rules_40.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_40 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5793.16-5793.35" */
  wire [1:0] \rules_40.io_Chan2_out_3_Data ;
  /* hdlname = "rules_40 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5794.16-5794.33" */
  wire [2:0] \rules_40.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_40 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5795.16-5795.34" */
  wire [1:0] \rules_40.io_Chan3_in_0_Data ;
  /* hdlname = "rules_40 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5796.16-5796.33" */
  wire [2:0] \rules_40.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_40 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5797.16-5797.34" */
  wire [1:0] \rules_40.io_Chan3_in_1_Data ;
  /* hdlname = "rules_40 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5798.16-5798.33" */
  wire [2:0] \rules_40.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_40 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5799.16-5799.34" */
  wire [1:0] \rules_40.io_Chan3_in_2_Data ;
  /* hdlname = "rules_40 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5800.16-5800.33" */
  wire [2:0] \rules_40.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_40 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5801.16-5801.34" */
  wire [1:0] \rules_40.io_Chan3_in_3_Data ;
  /* hdlname = "rules_40 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5802.16-5802.34" */
  wire [2:0] \rules_40.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_40 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5803.16-5803.35" */
  wire [1:0] \rules_40.io_Chan3_out_0_Data ;
  /* hdlname = "rules_40 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5804.16-5804.34" */
  wire [2:0] \rules_40.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_40 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5805.16-5805.35" */
  wire [1:0] \rules_40.io_Chan3_out_1_Data ;
  /* hdlname = "rules_40 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5806.16-5806.34" */
  wire [2:0] \rules_40.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_40 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5807.16-5807.35" */
  wire [1:0] \rules_40.io_Chan3_out_2_Data ;
  /* hdlname = "rules_40 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5808.16-5808.34" */
  wire [2:0] \rules_40.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_40 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5809.16-5809.35" */
  wire [1:0] \rules_40.io_Chan3_out_3_Data ;
  /* hdlname = "rules_40 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5828.16-5828.28" */
  wire [2:0] \rules_40.io_CurCmd_in ;
  /* hdlname = "rules_40 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5829.16-5829.29" */
  wire [2:0] \rules_40.io_CurCmd_out ;
  /* hdlname = "rules_40 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5830.16-5830.28" */
  wire [1:0] \rules_40.io_CurPtr_in ;
  /* hdlname = "rules_40 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5831.16-5831.29" */
  wire [1:0] \rules_40.io_CurPtr_out ;
  /* hdlname = "rules_40 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5826.16-5826.28" */
  wire \rules_40.io_ExGntd_in ;
  /* hdlname = "rules_40 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5827.16-5827.29" */
  wire \rules_40.io_ExGntd_out ;
  /* hdlname = "rules_40 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5810.16-5810.30" */
  wire \rules_40.io_InvSet_in_0 ;
  /* hdlname = "rules_40 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5811.16-5811.30" */
  wire \rules_40.io_InvSet_in_1 ;
  /* hdlname = "rules_40 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5812.16-5812.30" */
  wire \rules_40.io_InvSet_in_2 ;
  /* hdlname = "rules_40 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5813.16-5813.30" */
  wire \rules_40.io_InvSet_in_3 ;
  /* hdlname = "rules_40 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5814.16-5814.31" */
  wire \rules_40.io_InvSet_out_0 ;
  /* hdlname = "rules_40 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5815.16-5815.31" */
  wire \rules_40.io_InvSet_out_1 ;
  /* hdlname = "rules_40 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5816.16-5816.31" */
  wire \rules_40.io_InvSet_out_2 ;
  /* hdlname = "rules_40 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5817.16-5817.31" */
  wire \rules_40.io_InvSet_out_3 ;
  /* hdlname = "rules_40 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5832.16-5832.29" */
  wire [1:0] \rules_40.io_MemData_in ;
  /* hdlname = "rules_40 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5833.16-5833.30" */
  wire [1:0] \rules_40.io_MemData_out ;
  /* hdlname = "rules_40 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5818.16-5818.30" */
  wire \rules_40.io_ShrSet_in_0 ;
  /* hdlname = "rules_40 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5819.16-5819.30" */
  wire \rules_40.io_ShrSet_in_1 ;
  /* hdlname = "rules_40 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5820.16-5820.30" */
  wire \rules_40.io_ShrSet_in_2 ;
  /* hdlname = "rules_40 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5821.16-5821.30" */
  wire \rules_40.io_ShrSet_in_3 ;
  /* hdlname = "rules_40 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5822.16-5822.31" */
  wire \rules_40.io_ShrSet_out_0 ;
  /* hdlname = "rules_40 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5823.16-5823.31" */
  wire \rules_40.io_ShrSet_out_1 ;
  /* hdlname = "rules_40 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5824.16-5824.31" */
  wire \rules_40.io_ShrSet_out_2 ;
  /* hdlname = "rules_40 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5825.16-5825.31" */
  wire \rules_40.io_ShrSet_out_3 ;
  /* hdlname = "rules_40 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5745.16-5745.23" */
  wire \rules_40.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9715.14-9715.36" */
  wire [1:0] rules_40_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9716.14-9716.37" */
  wire [1:0] rules_40_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9628.14-9628.41" */
  wire [1:0] rules_40_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9627.14-9627.42" */
  wire [1:0] rules_40_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9630.14-9630.41" */
  wire [1:0] rules_40_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9629.14-9629.42" */
  wire [1:0] rules_40_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9632.14-9632.41" */
  wire [1:0] rules_40_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9631.14-9631.42" */
  wire [1:0] rules_40_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9634.14-9634.41" */
  wire [1:0] rules_40_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9633.14-9633.42" */
  wire [1:0] rules_40_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9636.14-9636.42" */
  wire [1:0] rules_40_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9635.14-9635.43" */
  wire [1:0] rules_40_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9638.14-9638.42" */
  wire [1:0] rules_40_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9637.14-9637.43" */
  wire [1:0] rules_40_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9640.14-9640.42" */
  wire [1:0] rules_40_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9639.14-9639.43" */
  wire [1:0] rules_40_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9642.14-9642.42" */
  wire [1:0] rules_40_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9641.14-9641.43" */
  wire [1:0] rules_40_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9643.14-9643.40" */
  wire [2:0] rules_40_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9644.14-9644.41" */
  wire [1:0] rules_40_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9645.14-9645.40" */
  wire [2:0] rules_40_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9646.14-9646.41" */
  wire [1:0] rules_40_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9647.14-9647.40" */
  wire [2:0] rules_40_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9648.14-9648.41" */
  wire [1:0] rules_40_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9649.14-9649.40" */
  wire [2:0] rules_40_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9650.14-9650.41" */
  wire [1:0] rules_40_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9651.14-9651.41" */
  wire [2:0] rules_40_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9652.14-9652.42" */
  wire [1:0] rules_40_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9653.14-9653.41" */
  wire [2:0] rules_40_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9654.14-9654.42" */
  wire [1:0] rules_40_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9655.14-9655.41" */
  wire [2:0] rules_40_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9656.14-9656.42" */
  wire [1:0] rules_40_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9657.14-9657.41" */
  wire [2:0] rules_40_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9658.14-9658.42" */
  wire [1:0] rules_40_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9659.14-9659.40" */
  wire [2:0] rules_40_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9660.14-9660.41" */
  wire [1:0] rules_40_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9661.14-9661.40" */
  wire [2:0] rules_40_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9662.14-9662.41" */
  wire [1:0] rules_40_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9663.14-9663.40" */
  wire [2:0] rules_40_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9664.14-9664.41" */
  wire [1:0] rules_40_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9665.14-9665.40" */
  wire [2:0] rules_40_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9666.14-9666.41" */
  wire [1:0] rules_40_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9667.14-9667.41" */
  wire [2:0] rules_40_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9668.14-9668.42" */
  wire [1:0] rules_40_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9669.14-9669.41" */
  wire [2:0] rules_40_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9670.14-9670.42" */
  wire [1:0] rules_40_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9671.14-9671.41" */
  wire [2:0] rules_40_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9672.14-9672.42" */
  wire [1:0] rules_40_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9673.14-9673.41" */
  wire [2:0] rules_40_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9674.14-9674.42" */
  wire [1:0] rules_40_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9675.14-9675.40" */
  wire [2:0] rules_40_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9676.14-9676.41" */
  wire [1:0] rules_40_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9677.14-9677.40" */
  wire [2:0] rules_40_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9678.14-9678.41" */
  wire [1:0] rules_40_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9679.14-9679.40" */
  wire [2:0] rules_40_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9680.14-9680.41" */
  wire [1:0] rules_40_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9681.14-9681.40" */
  wire [2:0] rules_40_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9682.14-9682.41" */
  wire [1:0] rules_40_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9683.14-9683.41" */
  wire [2:0] rules_40_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9684.14-9684.42" */
  wire [1:0] rules_40_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9685.14-9685.41" */
  wire [2:0] rules_40_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9686.14-9686.42" */
  wire [1:0] rules_40_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9687.14-9687.41" */
  wire [2:0] rules_40_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9688.14-9688.42" */
  wire [1:0] rules_40_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9689.14-9689.41" */
  wire [2:0] rules_40_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9690.14-9690.42" */
  wire [1:0] rules_40_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9709.14-9709.35" */
  wire [2:0] rules_40_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9710.14-9710.36" */
  wire [2:0] rules_40_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9711.14-9711.35" */
  wire [1:0] rules_40_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9712.14-9712.36" */
  wire [1:0] rules_40_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9707.9-9707.30" */
  wire rules_40_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9708.9-9708.31" */
  wire rules_40_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9691.9-9691.32" */
  wire rules_40_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9692.9-9692.32" */
  wire rules_40_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9693.9-9693.32" */
  wire rules_40_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9694.9-9694.32" */
  wire rules_40_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9695.9-9695.33" */
  wire rules_40_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9696.9-9696.33" */
  wire rules_40_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9697.9-9697.33" */
  wire rules_40_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9698.9-9698.33" */
  wire rules_40_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9713.14-9713.36" */
  wire [1:0] rules_40_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9714.14-9714.37" */
  wire [1:0] rules_40_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9699.9-9699.32" */
  wire rules_40_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9700.9-9700.32" */
  wire rules_40_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9701.9-9701.32" */
  wire rules_40_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9702.9-9702.32" */
  wire rules_40_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9703.9-9703.33" */
  wire rules_40_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9704.9-9704.33" */
  wire rules_40_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9705.9-9705.33" */
  wire rules_40_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9706.9-9706.33" */
  wire rules_40_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9626.9-9626.25" */
  wire rules_40_io_en_r;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6439.14-6439.35" */
  wire [1:0] rules_4_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6440.14-6440.36" */
  wire [1:0] rules_4_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6352.14-6352.40" */
  wire [1:0] rules_4_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6351.14-6351.41" */
  wire [1:0] rules_4_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6354.14-6354.40" */
  wire [1:0] rules_4_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6353.14-6353.41" */
  wire [1:0] rules_4_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6356.14-6356.40" */
  wire [1:0] rules_4_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6355.14-6355.41" */
  wire [1:0] rules_4_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6358.14-6358.40" */
  wire [1:0] rules_4_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6357.14-6357.41" */
  wire [1:0] rules_4_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6360.14-6360.41" */
  wire [1:0] rules_4_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6359.14-6359.42" */
  wire [1:0] rules_4_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6362.14-6362.41" */
  wire [1:0] rules_4_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6361.14-6361.42" */
  wire [1:0] rules_4_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6364.14-6364.41" */
  wire [1:0] rules_4_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6363.14-6363.42" */
  wire [1:0] rules_4_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6366.14-6366.41" */
  wire [1:0] rules_4_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6365.14-6365.42" */
  wire [1:0] rules_4_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6367.14-6367.39" */
  wire [2:0] rules_4_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6368.14-6368.40" */
  wire [1:0] rules_4_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6369.14-6369.39" */
  wire [2:0] rules_4_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6370.14-6370.40" */
  wire [1:0] rules_4_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6371.14-6371.39" */
  wire [2:0] rules_4_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6372.14-6372.40" */
  wire [1:0] rules_4_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6373.14-6373.39" */
  wire [2:0] rules_4_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6374.14-6374.40" */
  wire [1:0] rules_4_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6375.14-6375.40" */
  wire [2:0] rules_4_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6376.14-6376.41" */
  wire [1:0] rules_4_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6377.14-6377.40" */
  wire [2:0] rules_4_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6378.14-6378.41" */
  wire [1:0] rules_4_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6379.14-6379.40" */
  wire [2:0] rules_4_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6380.14-6380.41" */
  wire [1:0] rules_4_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6381.14-6381.40" */
  wire [2:0] rules_4_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6382.14-6382.41" */
  wire [1:0] rules_4_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6383.14-6383.39" */
  wire [2:0] rules_4_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6384.14-6384.40" */
  wire [1:0] rules_4_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6385.14-6385.39" */
  wire [2:0] rules_4_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6386.14-6386.40" */
  wire [1:0] rules_4_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6387.14-6387.39" */
  wire [2:0] rules_4_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6388.14-6388.40" */
  wire [1:0] rules_4_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6389.14-6389.39" */
  wire [2:0] rules_4_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6390.14-6390.40" */
  wire [1:0] rules_4_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6391.14-6391.40" */
  wire [2:0] rules_4_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6392.14-6392.41" */
  wire [1:0] rules_4_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6393.14-6393.40" */
  wire [2:0] rules_4_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6394.14-6394.41" */
  wire [1:0] rules_4_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6395.14-6395.40" */
  wire [2:0] rules_4_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6396.14-6396.41" */
  wire [1:0] rules_4_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6397.14-6397.40" */
  wire [2:0] rules_4_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6398.14-6398.41" */
  wire [1:0] rules_4_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6399.14-6399.39" */
  wire [2:0] rules_4_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6400.14-6400.40" */
  wire [1:0] rules_4_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6401.14-6401.39" */
  wire [2:0] rules_4_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6402.14-6402.40" */
  wire [1:0] rules_4_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6403.14-6403.39" */
  wire [2:0] rules_4_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6404.14-6404.40" */
  wire [1:0] rules_4_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6405.14-6405.39" */
  wire [2:0] rules_4_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6406.14-6406.40" */
  wire [1:0] rules_4_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6407.14-6407.40" */
  wire [2:0] rules_4_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6408.14-6408.41" */
  wire [1:0] rules_4_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6409.14-6409.40" */
  wire [2:0] rules_4_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6410.14-6410.41" */
  wire [1:0] rules_4_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6411.14-6411.40" */
  wire [2:0] rules_4_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6412.14-6412.41" */
  wire [1:0] rules_4_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6413.14-6413.40" */
  wire [2:0] rules_4_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6414.14-6414.41" */
  wire [1:0] rules_4_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6433.14-6433.34" */
  wire [2:0] rules_4_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6434.14-6434.35" */
  wire [2:0] rules_4_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6435.14-6435.34" */
  wire [1:0] rules_4_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6436.14-6436.35" */
  wire [1:0] rules_4_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6431.9-6431.29" */
  wire rules_4_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6432.9-6432.30" */
  wire rules_4_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6415.9-6415.31" */
  wire rules_4_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6416.9-6416.31" */
  wire rules_4_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6417.9-6417.31" */
  wire rules_4_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6418.9-6418.31" */
  wire rules_4_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6419.9-6419.32" */
  wire rules_4_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6420.9-6420.32" */
  wire rules_4_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6421.9-6421.32" */
  wire rules_4_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6422.9-6422.32" */
  wire rules_4_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6437.14-6437.35" */
  wire [1:0] rules_4_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6438.14-6438.36" */
  wire [1:0] rules_4_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6423.9-6423.31" */
  wire rules_4_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6424.9-6424.31" */
  wire rules_4_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6425.9-6425.31" */
  wire rules_4_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6426.9-6426.31" */
  wire rules_4_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6427.9-6427.32" */
  wire rules_4_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6428.9-6428.32" */
  wire rules_4_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6429.9-6429.32" */
  wire rules_4_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6430.9-6430.32" */
  wire rules_4_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6350.9-6350.24" */
  wire rules_4_io_en_r;
  /* hdlname = "rules_5 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:795.14-795.20" */
  wire [1:0] \rules_5._GEN_0 ;
  /* hdlname = "rules_5 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:796.14-796.20" */
  wire [1:0] \rules_5._GEN_1 ;
  /* hdlname = "rules_5 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:792.16-792.29" */
  wire [1:0] \rules_5.io_AuxData_in ;
  /* hdlname = "rules_5 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:793.16-793.30" */
  wire [1:0] \rules_5.io_AuxData_out ;
  /* hdlname = "rules_5 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:705.16-705.34" */
  wire [1:0] \rules_5.io_Cache_in_0_Data ;
  /* hdlname = "rules_5 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:704.16-704.35" */
  wire [1:0] \rules_5.io_Cache_in_0_State ;
  /* hdlname = "rules_5 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:707.16-707.34" */
  wire [1:0] \rules_5.io_Cache_in_1_Data ;
  /* hdlname = "rules_5 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:706.16-706.35" */
  wire [1:0] \rules_5.io_Cache_in_1_State ;
  /* hdlname = "rules_5 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:709.16-709.34" */
  wire [1:0] \rules_5.io_Cache_in_2_Data ;
  /* hdlname = "rules_5 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:708.16-708.35" */
  wire [1:0] \rules_5.io_Cache_in_2_State ;
  /* hdlname = "rules_5 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:711.16-711.34" */
  wire [1:0] \rules_5.io_Cache_in_3_Data ;
  /* hdlname = "rules_5 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:710.16-710.35" */
  wire [1:0] \rules_5.io_Cache_in_3_State ;
  /* hdlname = "rules_5 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:713.16-713.35" */
  wire [1:0] \rules_5.io_Cache_out_0_Data ;
  /* hdlname = "rules_5 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:712.16-712.36" */
  wire [1:0] \rules_5.io_Cache_out_0_State ;
  /* hdlname = "rules_5 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:715.16-715.35" */
  wire [1:0] \rules_5.io_Cache_out_1_Data ;
  /* hdlname = "rules_5 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:714.16-714.36" */
  wire [1:0] \rules_5.io_Cache_out_1_State ;
  /* hdlname = "rules_5 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:717.16-717.35" */
  wire [1:0] \rules_5.io_Cache_out_2_Data ;
  /* hdlname = "rules_5 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:716.16-716.36" */
  wire [1:0] \rules_5.io_Cache_out_2_State ;
  /* hdlname = "rules_5 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:719.16-719.35" */
  wire [1:0] \rules_5.io_Cache_out_3_Data ;
  /* hdlname = "rules_5 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:718.16-718.36" */
  wire [1:0] \rules_5.io_Cache_out_3_State ;
  /* hdlname = "rules_5 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:720.16-720.33" */
  wire [2:0] \rules_5.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_5 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:721.16-721.34" */
  wire [1:0] \rules_5.io_Chan1_in_0_Data ;
  /* hdlname = "rules_5 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:722.16-722.33" */
  wire [2:0] \rules_5.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_5 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:723.16-723.34" */
  wire [1:0] \rules_5.io_Chan1_in_1_Data ;
  /* hdlname = "rules_5 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:724.16-724.33" */
  wire [2:0] \rules_5.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_5 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:725.16-725.34" */
  wire [1:0] \rules_5.io_Chan1_in_2_Data ;
  /* hdlname = "rules_5 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:726.16-726.33" */
  wire [2:0] \rules_5.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_5 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:727.16-727.34" */
  wire [1:0] \rules_5.io_Chan1_in_3_Data ;
  /* hdlname = "rules_5 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:728.16-728.34" */
  wire [2:0] \rules_5.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_5 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:729.16-729.35" */
  wire [1:0] \rules_5.io_Chan1_out_0_Data ;
  /* hdlname = "rules_5 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:730.16-730.34" */
  wire [2:0] \rules_5.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_5 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:731.16-731.35" */
  wire [1:0] \rules_5.io_Chan1_out_1_Data ;
  /* hdlname = "rules_5 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:732.16-732.34" */
  wire [2:0] \rules_5.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_5 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:733.16-733.35" */
  wire [1:0] \rules_5.io_Chan1_out_2_Data ;
  /* hdlname = "rules_5 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:734.16-734.34" */
  wire [2:0] \rules_5.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_5 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:735.16-735.35" */
  wire [1:0] \rules_5.io_Chan1_out_3_Data ;
  /* hdlname = "rules_5 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:736.16-736.33" */
  wire [2:0] \rules_5.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_5 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:737.16-737.34" */
  wire [1:0] \rules_5.io_Chan2_in_0_Data ;
  /* hdlname = "rules_5 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:738.16-738.33" */
  wire [2:0] \rules_5.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_5 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:739.16-739.34" */
  wire [1:0] \rules_5.io_Chan2_in_1_Data ;
  /* hdlname = "rules_5 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:740.16-740.33" */
  wire [2:0] \rules_5.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_5 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:741.16-741.34" */
  wire [1:0] \rules_5.io_Chan2_in_2_Data ;
  /* hdlname = "rules_5 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:742.16-742.33" */
  wire [2:0] \rules_5.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_5 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:743.16-743.34" */
  wire [1:0] \rules_5.io_Chan2_in_3_Data ;
  /* hdlname = "rules_5 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:744.16-744.34" */
  wire [2:0] \rules_5.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_5 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:745.16-745.35" */
  wire [1:0] \rules_5.io_Chan2_out_0_Data ;
  /* hdlname = "rules_5 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:746.16-746.34" */
  wire [2:0] \rules_5.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_5 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:747.16-747.35" */
  wire [1:0] \rules_5.io_Chan2_out_1_Data ;
  /* hdlname = "rules_5 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:748.16-748.34" */
  wire [2:0] \rules_5.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_5 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:749.16-749.35" */
  wire [1:0] \rules_5.io_Chan2_out_2_Data ;
  /* hdlname = "rules_5 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:750.16-750.34" */
  wire [2:0] \rules_5.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_5 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:751.16-751.35" */
  wire [1:0] \rules_5.io_Chan2_out_3_Data ;
  /* hdlname = "rules_5 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:752.16-752.33" */
  wire [2:0] \rules_5.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_5 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:753.16-753.34" */
  wire [1:0] \rules_5.io_Chan3_in_0_Data ;
  /* hdlname = "rules_5 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:754.16-754.33" */
  wire [2:0] \rules_5.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_5 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:755.16-755.34" */
  wire [1:0] \rules_5.io_Chan3_in_1_Data ;
  /* hdlname = "rules_5 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:756.16-756.33" */
  wire [2:0] \rules_5.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_5 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:757.16-757.34" */
  wire [1:0] \rules_5.io_Chan3_in_2_Data ;
  /* hdlname = "rules_5 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:758.16-758.33" */
  wire [2:0] \rules_5.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_5 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:759.16-759.34" */
  wire [1:0] \rules_5.io_Chan3_in_3_Data ;
  /* hdlname = "rules_5 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:760.16-760.34" */
  wire [2:0] \rules_5.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_5 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:761.16-761.35" */
  wire [1:0] \rules_5.io_Chan3_out_0_Data ;
  /* hdlname = "rules_5 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:762.16-762.34" */
  wire [2:0] \rules_5.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_5 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:763.16-763.35" */
  wire [1:0] \rules_5.io_Chan3_out_1_Data ;
  /* hdlname = "rules_5 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:764.16-764.34" */
  wire [2:0] \rules_5.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_5 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:765.16-765.35" */
  wire [1:0] \rules_5.io_Chan3_out_2_Data ;
  /* hdlname = "rules_5 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:766.16-766.34" */
  wire [2:0] \rules_5.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_5 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:767.16-767.35" */
  wire [1:0] \rules_5.io_Chan3_out_3_Data ;
  /* hdlname = "rules_5 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:786.16-786.28" */
  wire [2:0] \rules_5.io_CurCmd_in ;
  /* hdlname = "rules_5 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:787.16-787.29" */
  wire [2:0] \rules_5.io_CurCmd_out ;
  /* hdlname = "rules_5 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:788.16-788.28" */
  wire [1:0] \rules_5.io_CurPtr_in ;
  /* hdlname = "rules_5 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:789.16-789.29" */
  wire [1:0] \rules_5.io_CurPtr_out ;
  /* hdlname = "rules_5 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:784.16-784.28" */
  wire \rules_5.io_ExGntd_in ;
  /* hdlname = "rules_5 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:785.16-785.29" */
  wire \rules_5.io_ExGntd_out ;
  /* hdlname = "rules_5 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:768.16-768.30" */
  wire \rules_5.io_InvSet_in_0 ;
  /* hdlname = "rules_5 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:769.16-769.30" */
  wire \rules_5.io_InvSet_in_1 ;
  /* hdlname = "rules_5 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:770.16-770.30" */
  wire \rules_5.io_InvSet_in_2 ;
  /* hdlname = "rules_5 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:771.16-771.30" */
  wire \rules_5.io_InvSet_in_3 ;
  /* hdlname = "rules_5 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:772.16-772.31" */
  wire \rules_5.io_InvSet_out_0 ;
  /* hdlname = "rules_5 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:773.16-773.31" */
  wire \rules_5.io_InvSet_out_1 ;
  /* hdlname = "rules_5 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:774.16-774.31" */
  wire \rules_5.io_InvSet_out_2 ;
  /* hdlname = "rules_5 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:775.16-775.31" */
  wire \rules_5.io_InvSet_out_3 ;
  /* hdlname = "rules_5 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:790.16-790.29" */
  wire [1:0] \rules_5.io_MemData_in ;
  /* hdlname = "rules_5 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:791.16-791.30" */
  wire [1:0] \rules_5.io_MemData_out ;
  /* hdlname = "rules_5 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:776.16-776.30" */
  wire \rules_5.io_ShrSet_in_0 ;
  /* hdlname = "rules_5 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:777.16-777.30" */
  wire \rules_5.io_ShrSet_in_1 ;
  /* hdlname = "rules_5 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:778.16-778.30" */
  wire \rules_5.io_ShrSet_in_2 ;
  /* hdlname = "rules_5 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:779.16-779.30" */
  wire \rules_5.io_ShrSet_in_3 ;
  /* hdlname = "rules_5 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:780.16-780.31" */
  wire \rules_5.io_ShrSet_out_0 ;
  /* hdlname = "rules_5 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:781.16-781.31" */
  wire \rules_5.io_ShrSet_out_1 ;
  /* hdlname = "rules_5 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:782.16-782.31" */
  wire \rules_5.io_ShrSet_out_2 ;
  /* hdlname = "rules_5 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:783.16-783.31" */
  wire \rules_5.io_ShrSet_out_3 ;
  /* hdlname = "rules_5 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:703.16-703.23" */
  wire \rules_5.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6530.14-6530.35" */
  wire [1:0] rules_5_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6531.14-6531.36" */
  wire [1:0] rules_5_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6443.14-6443.40" */
  wire [1:0] rules_5_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6442.14-6442.41" */
  wire [1:0] rules_5_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6445.14-6445.40" */
  wire [1:0] rules_5_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6444.14-6444.41" */
  wire [1:0] rules_5_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6447.14-6447.40" */
  wire [1:0] rules_5_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6446.14-6446.41" */
  wire [1:0] rules_5_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6449.14-6449.40" */
  wire [1:0] rules_5_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6448.14-6448.41" */
  wire [1:0] rules_5_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6451.14-6451.41" */
  wire [1:0] rules_5_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6450.14-6450.42" */
  wire [1:0] rules_5_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6453.14-6453.41" */
  wire [1:0] rules_5_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6452.14-6452.42" */
  wire [1:0] rules_5_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6455.14-6455.41" */
  wire [1:0] rules_5_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6454.14-6454.42" */
  wire [1:0] rules_5_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6457.14-6457.41" */
  wire [1:0] rules_5_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6456.14-6456.42" */
  wire [1:0] rules_5_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6458.14-6458.39" */
  wire [2:0] rules_5_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6459.14-6459.40" */
  wire [1:0] rules_5_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6460.14-6460.39" */
  wire [2:0] rules_5_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6461.14-6461.40" */
  wire [1:0] rules_5_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6462.14-6462.39" */
  wire [2:0] rules_5_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6463.14-6463.40" */
  wire [1:0] rules_5_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6464.14-6464.39" */
  wire [2:0] rules_5_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6465.14-6465.40" */
  wire [1:0] rules_5_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6466.14-6466.40" */
  wire [2:0] rules_5_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6467.14-6467.41" */
  wire [1:0] rules_5_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6468.14-6468.40" */
  wire [2:0] rules_5_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6469.14-6469.41" */
  wire [1:0] rules_5_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6470.14-6470.40" */
  wire [2:0] rules_5_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6471.14-6471.41" */
  wire [1:0] rules_5_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6472.14-6472.40" */
  wire [2:0] rules_5_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6473.14-6473.41" */
  wire [1:0] rules_5_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6474.14-6474.39" */
  wire [2:0] rules_5_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6475.14-6475.40" */
  wire [1:0] rules_5_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6476.14-6476.39" */
  wire [2:0] rules_5_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6477.14-6477.40" */
  wire [1:0] rules_5_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6478.14-6478.39" */
  wire [2:0] rules_5_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6479.14-6479.40" */
  wire [1:0] rules_5_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6480.14-6480.39" */
  wire [2:0] rules_5_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6481.14-6481.40" */
  wire [1:0] rules_5_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6482.14-6482.40" */
  wire [2:0] rules_5_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6483.14-6483.41" */
  wire [1:0] rules_5_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6484.14-6484.40" */
  wire [2:0] rules_5_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6485.14-6485.41" */
  wire [1:0] rules_5_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6486.14-6486.40" */
  wire [2:0] rules_5_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6487.14-6487.41" */
  wire [1:0] rules_5_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6488.14-6488.40" */
  wire [2:0] rules_5_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6489.14-6489.41" */
  wire [1:0] rules_5_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6490.14-6490.39" */
  wire [2:0] rules_5_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6491.14-6491.40" */
  wire [1:0] rules_5_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6492.14-6492.39" */
  wire [2:0] rules_5_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6493.14-6493.40" */
  wire [1:0] rules_5_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6494.14-6494.39" */
  wire [2:0] rules_5_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6495.14-6495.40" */
  wire [1:0] rules_5_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6496.14-6496.39" */
  wire [2:0] rules_5_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6497.14-6497.40" */
  wire [1:0] rules_5_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6498.14-6498.40" */
  wire [2:0] rules_5_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6499.14-6499.41" */
  wire [1:0] rules_5_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6500.14-6500.40" */
  wire [2:0] rules_5_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6501.14-6501.41" */
  wire [1:0] rules_5_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6502.14-6502.40" */
  wire [2:0] rules_5_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6503.14-6503.41" */
  wire [1:0] rules_5_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6504.14-6504.40" */
  wire [2:0] rules_5_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6505.14-6505.41" */
  wire [1:0] rules_5_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6524.14-6524.34" */
  wire [2:0] rules_5_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6525.14-6525.35" */
  wire [2:0] rules_5_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6526.14-6526.34" */
  wire [1:0] rules_5_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6527.14-6527.35" */
  wire [1:0] rules_5_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6522.9-6522.29" */
  wire rules_5_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6523.9-6523.30" */
  wire rules_5_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6506.9-6506.31" */
  wire rules_5_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6507.9-6507.31" */
  wire rules_5_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6508.9-6508.31" */
  wire rules_5_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6509.9-6509.31" */
  wire rules_5_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6510.9-6510.32" */
  wire rules_5_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6511.9-6511.32" */
  wire rules_5_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6512.9-6512.32" */
  wire rules_5_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6513.9-6513.32" */
  wire rules_5_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6528.14-6528.35" */
  wire [1:0] rules_5_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6529.14-6529.36" */
  wire [1:0] rules_5_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6514.9-6514.31" */
  wire rules_5_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6515.9-6515.31" */
  wire rules_5_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6516.9-6516.31" */
  wire rules_5_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6517.9-6517.31" */
  wire rules_5_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6518.9-6518.32" */
  wire rules_5_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6519.9-6519.32" */
  wire rules_5_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6520.9-6520.32" */
  wire rules_5_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6521.9-6521.32" */
  wire rules_5_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6441.9-6441.24" */
  wire rules_5_io_en_r;
  /* hdlname = "rules_6 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:936.14-936.20" */
  wire [1:0] \rules_6._GEN_0 ;
  /* hdlname = "rules_6 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:937.14-937.20" */
  wire [1:0] \rules_6._GEN_1 ;
  /* hdlname = "rules_6 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:933.16-933.29" */
  wire [1:0] \rules_6.io_AuxData_in ;
  /* hdlname = "rules_6 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:934.16-934.30" */
  wire [1:0] \rules_6.io_AuxData_out ;
  /* hdlname = "rules_6 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:846.16-846.34" */
  wire [1:0] \rules_6.io_Cache_in_0_Data ;
  /* hdlname = "rules_6 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:845.16-845.35" */
  wire [1:0] \rules_6.io_Cache_in_0_State ;
  /* hdlname = "rules_6 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:848.16-848.34" */
  wire [1:0] \rules_6.io_Cache_in_1_Data ;
  /* hdlname = "rules_6 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:847.16-847.35" */
  wire [1:0] \rules_6.io_Cache_in_1_State ;
  /* hdlname = "rules_6 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:850.16-850.34" */
  wire [1:0] \rules_6.io_Cache_in_2_Data ;
  /* hdlname = "rules_6 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:849.16-849.35" */
  wire [1:0] \rules_6.io_Cache_in_2_State ;
  /* hdlname = "rules_6 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:852.16-852.34" */
  wire [1:0] \rules_6.io_Cache_in_3_Data ;
  /* hdlname = "rules_6 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:851.16-851.35" */
  wire [1:0] \rules_6.io_Cache_in_3_State ;
  /* hdlname = "rules_6 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:854.16-854.35" */
  wire [1:0] \rules_6.io_Cache_out_0_Data ;
  /* hdlname = "rules_6 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:853.16-853.36" */
  wire [1:0] \rules_6.io_Cache_out_0_State ;
  /* hdlname = "rules_6 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:856.16-856.35" */
  wire [1:0] \rules_6.io_Cache_out_1_Data ;
  /* hdlname = "rules_6 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:855.16-855.36" */
  wire [1:0] \rules_6.io_Cache_out_1_State ;
  /* hdlname = "rules_6 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:858.16-858.35" */
  wire [1:0] \rules_6.io_Cache_out_2_Data ;
  /* hdlname = "rules_6 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:857.16-857.36" */
  wire [1:0] \rules_6.io_Cache_out_2_State ;
  /* hdlname = "rules_6 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:860.16-860.35" */
  wire [1:0] \rules_6.io_Cache_out_3_Data ;
  /* hdlname = "rules_6 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:859.16-859.36" */
  wire [1:0] \rules_6.io_Cache_out_3_State ;
  /* hdlname = "rules_6 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:861.16-861.33" */
  wire [2:0] \rules_6.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_6 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:862.16-862.34" */
  wire [1:0] \rules_6.io_Chan1_in_0_Data ;
  /* hdlname = "rules_6 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:863.16-863.33" */
  wire [2:0] \rules_6.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_6 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:864.16-864.34" */
  wire [1:0] \rules_6.io_Chan1_in_1_Data ;
  /* hdlname = "rules_6 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:865.16-865.33" */
  wire [2:0] \rules_6.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_6 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:866.16-866.34" */
  wire [1:0] \rules_6.io_Chan1_in_2_Data ;
  /* hdlname = "rules_6 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:867.16-867.33" */
  wire [2:0] \rules_6.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_6 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:868.16-868.34" */
  wire [1:0] \rules_6.io_Chan1_in_3_Data ;
  /* hdlname = "rules_6 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:869.16-869.34" */
  wire [2:0] \rules_6.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_6 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:870.16-870.35" */
  wire [1:0] \rules_6.io_Chan1_out_0_Data ;
  /* hdlname = "rules_6 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:871.16-871.34" */
  wire [2:0] \rules_6.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_6 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:872.16-872.35" */
  wire [1:0] \rules_6.io_Chan1_out_1_Data ;
  /* hdlname = "rules_6 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:873.16-873.34" */
  wire [2:0] \rules_6.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_6 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:874.16-874.35" */
  wire [1:0] \rules_6.io_Chan1_out_2_Data ;
  /* hdlname = "rules_6 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:875.16-875.34" */
  wire [2:0] \rules_6.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_6 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:876.16-876.35" */
  wire [1:0] \rules_6.io_Chan1_out_3_Data ;
  /* hdlname = "rules_6 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:877.16-877.33" */
  wire [2:0] \rules_6.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_6 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:878.16-878.34" */
  wire [1:0] \rules_6.io_Chan2_in_0_Data ;
  /* hdlname = "rules_6 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:879.16-879.33" */
  wire [2:0] \rules_6.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_6 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:880.16-880.34" */
  wire [1:0] \rules_6.io_Chan2_in_1_Data ;
  /* hdlname = "rules_6 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:881.16-881.33" */
  wire [2:0] \rules_6.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_6 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:882.16-882.34" */
  wire [1:0] \rules_6.io_Chan2_in_2_Data ;
  /* hdlname = "rules_6 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:883.16-883.33" */
  wire [2:0] \rules_6.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_6 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:884.16-884.34" */
  wire [1:0] \rules_6.io_Chan2_in_3_Data ;
  /* hdlname = "rules_6 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:885.16-885.34" */
  wire [2:0] \rules_6.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_6 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:886.16-886.35" */
  wire [1:0] \rules_6.io_Chan2_out_0_Data ;
  /* hdlname = "rules_6 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:887.16-887.34" */
  wire [2:0] \rules_6.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_6 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:888.16-888.35" */
  wire [1:0] \rules_6.io_Chan2_out_1_Data ;
  /* hdlname = "rules_6 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:889.16-889.34" */
  wire [2:0] \rules_6.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_6 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:890.16-890.35" */
  wire [1:0] \rules_6.io_Chan2_out_2_Data ;
  /* hdlname = "rules_6 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:891.16-891.34" */
  wire [2:0] \rules_6.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_6 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:892.16-892.35" */
  wire [1:0] \rules_6.io_Chan2_out_3_Data ;
  /* hdlname = "rules_6 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:893.16-893.33" */
  wire [2:0] \rules_6.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_6 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:894.16-894.34" */
  wire [1:0] \rules_6.io_Chan3_in_0_Data ;
  /* hdlname = "rules_6 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:895.16-895.33" */
  wire [2:0] \rules_6.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_6 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:896.16-896.34" */
  wire [1:0] \rules_6.io_Chan3_in_1_Data ;
  /* hdlname = "rules_6 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:897.16-897.33" */
  wire [2:0] \rules_6.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_6 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:898.16-898.34" */
  wire [1:0] \rules_6.io_Chan3_in_2_Data ;
  /* hdlname = "rules_6 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:899.16-899.33" */
  wire [2:0] \rules_6.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_6 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:900.16-900.34" */
  wire [1:0] \rules_6.io_Chan3_in_3_Data ;
  /* hdlname = "rules_6 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:901.16-901.34" */
  wire [2:0] \rules_6.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_6 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:902.16-902.35" */
  wire [1:0] \rules_6.io_Chan3_out_0_Data ;
  /* hdlname = "rules_6 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:903.16-903.34" */
  wire [2:0] \rules_6.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_6 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:904.16-904.35" */
  wire [1:0] \rules_6.io_Chan3_out_1_Data ;
  /* hdlname = "rules_6 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:905.16-905.34" */
  wire [2:0] \rules_6.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_6 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:906.16-906.35" */
  wire [1:0] \rules_6.io_Chan3_out_2_Data ;
  /* hdlname = "rules_6 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:907.16-907.34" */
  wire [2:0] \rules_6.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_6 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:908.16-908.35" */
  wire [1:0] \rules_6.io_Chan3_out_3_Data ;
  /* hdlname = "rules_6 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:927.16-927.28" */
  wire [2:0] \rules_6.io_CurCmd_in ;
  /* hdlname = "rules_6 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:928.16-928.29" */
  wire [2:0] \rules_6.io_CurCmd_out ;
  /* hdlname = "rules_6 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:929.16-929.28" */
  wire [1:0] \rules_6.io_CurPtr_in ;
  /* hdlname = "rules_6 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:930.16-930.29" */
  wire [1:0] \rules_6.io_CurPtr_out ;
  /* hdlname = "rules_6 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:925.16-925.28" */
  wire \rules_6.io_ExGntd_in ;
  /* hdlname = "rules_6 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:926.16-926.29" */
  wire \rules_6.io_ExGntd_out ;
  /* hdlname = "rules_6 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:909.16-909.30" */
  wire \rules_6.io_InvSet_in_0 ;
  /* hdlname = "rules_6 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:910.16-910.30" */
  wire \rules_6.io_InvSet_in_1 ;
  /* hdlname = "rules_6 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:911.16-911.30" */
  wire \rules_6.io_InvSet_in_2 ;
  /* hdlname = "rules_6 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:912.16-912.30" */
  wire \rules_6.io_InvSet_in_3 ;
  /* hdlname = "rules_6 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:913.16-913.31" */
  wire \rules_6.io_InvSet_out_0 ;
  /* hdlname = "rules_6 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:914.16-914.31" */
  wire \rules_6.io_InvSet_out_1 ;
  /* hdlname = "rules_6 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:915.16-915.31" */
  wire \rules_6.io_InvSet_out_2 ;
  /* hdlname = "rules_6 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:916.16-916.31" */
  wire \rules_6.io_InvSet_out_3 ;
  /* hdlname = "rules_6 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:931.16-931.29" */
  wire [1:0] \rules_6.io_MemData_in ;
  /* hdlname = "rules_6 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:932.16-932.30" */
  wire [1:0] \rules_6.io_MemData_out ;
  /* hdlname = "rules_6 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:917.16-917.30" */
  wire \rules_6.io_ShrSet_in_0 ;
  /* hdlname = "rules_6 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:918.16-918.30" */
  wire \rules_6.io_ShrSet_in_1 ;
  /* hdlname = "rules_6 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:919.16-919.30" */
  wire \rules_6.io_ShrSet_in_2 ;
  /* hdlname = "rules_6 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:920.16-920.30" */
  wire \rules_6.io_ShrSet_in_3 ;
  /* hdlname = "rules_6 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:921.16-921.31" */
  wire \rules_6.io_ShrSet_out_0 ;
  /* hdlname = "rules_6 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:922.16-922.31" */
  wire \rules_6.io_ShrSet_out_1 ;
  /* hdlname = "rules_6 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:923.16-923.31" */
  wire \rules_6.io_ShrSet_out_2 ;
  /* hdlname = "rules_6 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:924.16-924.31" */
  wire \rules_6.io_ShrSet_out_3 ;
  /* hdlname = "rules_6 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:844.16-844.23" */
  wire \rules_6.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6621.14-6621.35" */
  wire [1:0] rules_6_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6622.14-6622.36" */
  wire [1:0] rules_6_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6534.14-6534.40" */
  wire [1:0] rules_6_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6533.14-6533.41" */
  wire [1:0] rules_6_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6536.14-6536.40" */
  wire [1:0] rules_6_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6535.14-6535.41" */
  wire [1:0] rules_6_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6538.14-6538.40" */
  wire [1:0] rules_6_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6537.14-6537.41" */
  wire [1:0] rules_6_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6540.14-6540.40" */
  wire [1:0] rules_6_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6539.14-6539.41" */
  wire [1:0] rules_6_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6542.14-6542.41" */
  wire [1:0] rules_6_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6541.14-6541.42" */
  wire [1:0] rules_6_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6544.14-6544.41" */
  wire [1:0] rules_6_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6543.14-6543.42" */
  wire [1:0] rules_6_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6546.14-6546.41" */
  wire [1:0] rules_6_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6545.14-6545.42" */
  wire [1:0] rules_6_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6548.14-6548.41" */
  wire [1:0] rules_6_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6547.14-6547.42" */
  wire [1:0] rules_6_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6549.14-6549.39" */
  wire [2:0] rules_6_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6550.14-6550.40" */
  wire [1:0] rules_6_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6551.14-6551.39" */
  wire [2:0] rules_6_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6552.14-6552.40" */
  wire [1:0] rules_6_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6553.14-6553.39" */
  wire [2:0] rules_6_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6554.14-6554.40" */
  wire [1:0] rules_6_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6555.14-6555.39" */
  wire [2:0] rules_6_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6556.14-6556.40" */
  wire [1:0] rules_6_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6557.14-6557.40" */
  wire [2:0] rules_6_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6558.14-6558.41" */
  wire [1:0] rules_6_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6559.14-6559.40" */
  wire [2:0] rules_6_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6560.14-6560.41" */
  wire [1:0] rules_6_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6561.14-6561.40" */
  wire [2:0] rules_6_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6562.14-6562.41" */
  wire [1:0] rules_6_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6563.14-6563.40" */
  wire [2:0] rules_6_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6564.14-6564.41" */
  wire [1:0] rules_6_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6565.14-6565.39" */
  wire [2:0] rules_6_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6566.14-6566.40" */
  wire [1:0] rules_6_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6567.14-6567.39" */
  wire [2:0] rules_6_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6568.14-6568.40" */
  wire [1:0] rules_6_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6569.14-6569.39" */
  wire [2:0] rules_6_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6570.14-6570.40" */
  wire [1:0] rules_6_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6571.14-6571.39" */
  wire [2:0] rules_6_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6572.14-6572.40" */
  wire [1:0] rules_6_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6573.14-6573.40" */
  wire [2:0] rules_6_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6574.14-6574.41" */
  wire [1:0] rules_6_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6575.14-6575.40" */
  wire [2:0] rules_6_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6576.14-6576.41" */
  wire [1:0] rules_6_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6577.14-6577.40" */
  wire [2:0] rules_6_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6578.14-6578.41" */
  wire [1:0] rules_6_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6579.14-6579.40" */
  wire [2:0] rules_6_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6580.14-6580.41" */
  wire [1:0] rules_6_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6581.14-6581.39" */
  wire [2:0] rules_6_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6582.14-6582.40" */
  wire [1:0] rules_6_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6583.14-6583.39" */
  wire [2:0] rules_6_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6584.14-6584.40" */
  wire [1:0] rules_6_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6585.14-6585.39" */
  wire [2:0] rules_6_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6586.14-6586.40" */
  wire [1:0] rules_6_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6587.14-6587.39" */
  wire [2:0] rules_6_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6588.14-6588.40" */
  wire [1:0] rules_6_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6589.14-6589.40" */
  wire [2:0] rules_6_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6590.14-6590.41" */
  wire [1:0] rules_6_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6591.14-6591.40" */
  wire [2:0] rules_6_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6592.14-6592.41" */
  wire [1:0] rules_6_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6593.14-6593.40" */
  wire [2:0] rules_6_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6594.14-6594.41" */
  wire [1:0] rules_6_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6595.14-6595.40" */
  wire [2:0] rules_6_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6596.14-6596.41" */
  wire [1:0] rules_6_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6615.14-6615.34" */
  wire [2:0] rules_6_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6616.14-6616.35" */
  wire [2:0] rules_6_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6617.14-6617.34" */
  wire [1:0] rules_6_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6618.14-6618.35" */
  wire [1:0] rules_6_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6613.9-6613.29" */
  wire rules_6_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6614.9-6614.30" */
  wire rules_6_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6597.9-6597.31" */
  wire rules_6_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6598.9-6598.31" */
  wire rules_6_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6599.9-6599.31" */
  wire rules_6_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6600.9-6600.31" */
  wire rules_6_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6601.9-6601.32" */
  wire rules_6_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6602.9-6602.32" */
  wire rules_6_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6603.9-6603.32" */
  wire rules_6_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6604.9-6604.32" */
  wire rules_6_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6619.14-6619.35" */
  wire [1:0] rules_6_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6620.14-6620.36" */
  wire [1:0] rules_6_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6605.9-6605.31" */
  wire rules_6_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6606.9-6606.31" */
  wire rules_6_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6607.9-6607.31" */
  wire rules_6_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6608.9-6608.31" */
  wire rules_6_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6609.9-6609.32" */
  wire rules_6_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6610.9-6610.32" */
  wire rules_6_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6611.9-6611.32" */
  wire rules_6_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6612.9-6612.32" */
  wire rules_6_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6532.9-6532.24" */
  wire rules_6_io_en_r;
  /* hdlname = "rules_7 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1077.14-1077.20" */
  wire [1:0] \rules_7._GEN_0 ;
  /* hdlname = "rules_7 _GEN_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1078.14-1078.20" */
  wire [1:0] \rules_7._GEN_1 ;
  /* hdlname = "rules_7 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1074.16-1074.29" */
  wire [1:0] \rules_7.io_AuxData_in ;
  /* hdlname = "rules_7 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1075.16-1075.30" */
  wire [1:0] \rules_7.io_AuxData_out ;
  /* hdlname = "rules_7 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:987.16-987.34" */
  wire [1:0] \rules_7.io_Cache_in_0_Data ;
  /* hdlname = "rules_7 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:986.16-986.35" */
  wire [1:0] \rules_7.io_Cache_in_0_State ;
  /* hdlname = "rules_7 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:989.16-989.34" */
  wire [1:0] \rules_7.io_Cache_in_1_Data ;
  /* hdlname = "rules_7 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:988.16-988.35" */
  wire [1:0] \rules_7.io_Cache_in_1_State ;
  /* hdlname = "rules_7 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:991.16-991.34" */
  wire [1:0] \rules_7.io_Cache_in_2_Data ;
  /* hdlname = "rules_7 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:990.16-990.35" */
  wire [1:0] \rules_7.io_Cache_in_2_State ;
  /* hdlname = "rules_7 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:993.16-993.34" */
  wire [1:0] \rules_7.io_Cache_in_3_Data ;
  /* hdlname = "rules_7 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:992.16-992.35" */
  wire [1:0] \rules_7.io_Cache_in_3_State ;
  /* hdlname = "rules_7 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:995.16-995.35" */
  wire [1:0] \rules_7.io_Cache_out_0_Data ;
  /* hdlname = "rules_7 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:994.16-994.36" */
  wire [1:0] \rules_7.io_Cache_out_0_State ;
  /* hdlname = "rules_7 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:997.16-997.35" */
  wire [1:0] \rules_7.io_Cache_out_1_Data ;
  /* hdlname = "rules_7 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:996.16-996.36" */
  wire [1:0] \rules_7.io_Cache_out_1_State ;
  /* hdlname = "rules_7 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:999.16-999.35" */
  wire [1:0] \rules_7.io_Cache_out_2_Data ;
  /* hdlname = "rules_7 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:998.16-998.36" */
  wire [1:0] \rules_7.io_Cache_out_2_State ;
  /* hdlname = "rules_7 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1001.16-1001.35" */
  wire [1:0] \rules_7.io_Cache_out_3_Data ;
  /* hdlname = "rules_7 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1000.16-1000.36" */
  wire [1:0] \rules_7.io_Cache_out_3_State ;
  /* hdlname = "rules_7 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1002.16-1002.33" */
  wire [2:0] \rules_7.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_7 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1003.16-1003.34" */
  wire [1:0] \rules_7.io_Chan1_in_0_Data ;
  /* hdlname = "rules_7 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1004.16-1004.33" */
  wire [2:0] \rules_7.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_7 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1005.16-1005.34" */
  wire [1:0] \rules_7.io_Chan1_in_1_Data ;
  /* hdlname = "rules_7 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1006.16-1006.33" */
  wire [2:0] \rules_7.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_7 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1007.16-1007.34" */
  wire [1:0] \rules_7.io_Chan1_in_2_Data ;
  /* hdlname = "rules_7 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1008.16-1008.33" */
  wire [2:0] \rules_7.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_7 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1009.16-1009.34" */
  wire [1:0] \rules_7.io_Chan1_in_3_Data ;
  /* hdlname = "rules_7 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1010.16-1010.34" */
  wire [2:0] \rules_7.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_7 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1011.16-1011.35" */
  wire [1:0] \rules_7.io_Chan1_out_0_Data ;
  /* hdlname = "rules_7 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1012.16-1012.34" */
  wire [2:0] \rules_7.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_7 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1013.16-1013.35" */
  wire [1:0] \rules_7.io_Chan1_out_1_Data ;
  /* hdlname = "rules_7 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1014.16-1014.34" */
  wire [2:0] \rules_7.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_7 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1015.16-1015.35" */
  wire [1:0] \rules_7.io_Chan1_out_2_Data ;
  /* hdlname = "rules_7 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1016.16-1016.34" */
  wire [2:0] \rules_7.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_7 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1017.16-1017.35" */
  wire [1:0] \rules_7.io_Chan1_out_3_Data ;
  /* hdlname = "rules_7 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1018.16-1018.33" */
  wire [2:0] \rules_7.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_7 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1019.16-1019.34" */
  wire [1:0] \rules_7.io_Chan2_in_0_Data ;
  /* hdlname = "rules_7 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1020.16-1020.33" */
  wire [2:0] \rules_7.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_7 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1021.16-1021.34" */
  wire [1:0] \rules_7.io_Chan2_in_1_Data ;
  /* hdlname = "rules_7 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1022.16-1022.33" */
  wire [2:0] \rules_7.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_7 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1023.16-1023.34" */
  wire [1:0] \rules_7.io_Chan2_in_2_Data ;
  /* hdlname = "rules_7 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1024.16-1024.33" */
  wire [2:0] \rules_7.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_7 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1025.16-1025.34" */
  wire [1:0] \rules_7.io_Chan2_in_3_Data ;
  /* hdlname = "rules_7 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1026.16-1026.34" */
  wire [2:0] \rules_7.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_7 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1027.16-1027.35" */
  wire [1:0] \rules_7.io_Chan2_out_0_Data ;
  /* hdlname = "rules_7 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1028.16-1028.34" */
  wire [2:0] \rules_7.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_7 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1029.16-1029.35" */
  wire [1:0] \rules_7.io_Chan2_out_1_Data ;
  /* hdlname = "rules_7 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1030.16-1030.34" */
  wire [2:0] \rules_7.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_7 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1031.16-1031.35" */
  wire [1:0] \rules_7.io_Chan2_out_2_Data ;
  /* hdlname = "rules_7 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1032.16-1032.34" */
  wire [2:0] \rules_7.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_7 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1033.16-1033.35" */
  wire [1:0] \rules_7.io_Chan2_out_3_Data ;
  /* hdlname = "rules_7 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1034.16-1034.33" */
  wire [2:0] \rules_7.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_7 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1035.16-1035.34" */
  wire [1:0] \rules_7.io_Chan3_in_0_Data ;
  /* hdlname = "rules_7 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1036.16-1036.33" */
  wire [2:0] \rules_7.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_7 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1037.16-1037.34" */
  wire [1:0] \rules_7.io_Chan3_in_1_Data ;
  /* hdlname = "rules_7 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1038.16-1038.33" */
  wire [2:0] \rules_7.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_7 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1039.16-1039.34" */
  wire [1:0] \rules_7.io_Chan3_in_2_Data ;
  /* hdlname = "rules_7 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1040.16-1040.33" */
  wire [2:0] \rules_7.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_7 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1041.16-1041.34" */
  wire [1:0] \rules_7.io_Chan3_in_3_Data ;
  /* hdlname = "rules_7 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1042.16-1042.34" */
  wire [2:0] \rules_7.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_7 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1043.16-1043.35" */
  wire [1:0] \rules_7.io_Chan3_out_0_Data ;
  /* hdlname = "rules_7 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1044.16-1044.34" */
  wire [2:0] \rules_7.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_7 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1045.16-1045.35" */
  wire [1:0] \rules_7.io_Chan3_out_1_Data ;
  /* hdlname = "rules_7 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1046.16-1046.34" */
  wire [2:0] \rules_7.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_7 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1047.16-1047.35" */
  wire [1:0] \rules_7.io_Chan3_out_2_Data ;
  /* hdlname = "rules_7 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1048.16-1048.34" */
  wire [2:0] \rules_7.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_7 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1049.16-1049.35" */
  wire [1:0] \rules_7.io_Chan3_out_3_Data ;
  /* hdlname = "rules_7 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1068.16-1068.28" */
  wire [2:0] \rules_7.io_CurCmd_in ;
  /* hdlname = "rules_7 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1069.16-1069.29" */
  wire [2:0] \rules_7.io_CurCmd_out ;
  /* hdlname = "rules_7 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1070.16-1070.28" */
  wire [1:0] \rules_7.io_CurPtr_in ;
  /* hdlname = "rules_7 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1071.16-1071.29" */
  wire [1:0] \rules_7.io_CurPtr_out ;
  /* hdlname = "rules_7 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1066.16-1066.28" */
  wire \rules_7.io_ExGntd_in ;
  /* hdlname = "rules_7 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1067.16-1067.29" */
  wire \rules_7.io_ExGntd_out ;
  /* hdlname = "rules_7 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1050.16-1050.30" */
  wire \rules_7.io_InvSet_in_0 ;
  /* hdlname = "rules_7 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1051.16-1051.30" */
  wire \rules_7.io_InvSet_in_1 ;
  /* hdlname = "rules_7 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1052.16-1052.30" */
  wire \rules_7.io_InvSet_in_2 ;
  /* hdlname = "rules_7 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1053.16-1053.30" */
  wire \rules_7.io_InvSet_in_3 ;
  /* hdlname = "rules_7 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1054.16-1054.31" */
  wire \rules_7.io_InvSet_out_0 ;
  /* hdlname = "rules_7 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1055.16-1055.31" */
  wire \rules_7.io_InvSet_out_1 ;
  /* hdlname = "rules_7 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1056.16-1056.31" */
  wire \rules_7.io_InvSet_out_2 ;
  /* hdlname = "rules_7 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1057.16-1057.31" */
  wire \rules_7.io_InvSet_out_3 ;
  /* hdlname = "rules_7 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1072.16-1072.29" */
  wire [1:0] \rules_7.io_MemData_in ;
  /* hdlname = "rules_7 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1073.16-1073.30" */
  wire [1:0] \rules_7.io_MemData_out ;
  /* hdlname = "rules_7 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1058.16-1058.30" */
  wire \rules_7.io_ShrSet_in_0 ;
  /* hdlname = "rules_7 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1059.16-1059.30" */
  wire \rules_7.io_ShrSet_in_1 ;
  /* hdlname = "rules_7 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1060.16-1060.30" */
  wire \rules_7.io_ShrSet_in_2 ;
  /* hdlname = "rules_7 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1061.16-1061.30" */
  wire \rules_7.io_ShrSet_in_3 ;
  /* hdlname = "rules_7 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1062.16-1062.31" */
  wire \rules_7.io_ShrSet_out_0 ;
  /* hdlname = "rules_7 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1063.16-1063.31" */
  wire \rules_7.io_ShrSet_out_1 ;
  /* hdlname = "rules_7 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1064.16-1064.31" */
  wire \rules_7.io_ShrSet_out_2 ;
  /* hdlname = "rules_7 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1065.16-1065.31" */
  wire \rules_7.io_ShrSet_out_3 ;
  /* hdlname = "rules_7 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:985.16-985.23" */
  wire \rules_7.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6712.14-6712.35" */
  wire [1:0] rules_7_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6713.14-6713.36" */
  wire [1:0] rules_7_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6625.14-6625.40" */
  wire [1:0] rules_7_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6624.14-6624.41" */
  wire [1:0] rules_7_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6627.14-6627.40" */
  wire [1:0] rules_7_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6626.14-6626.41" */
  wire [1:0] rules_7_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6629.14-6629.40" */
  wire [1:0] rules_7_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6628.14-6628.41" */
  wire [1:0] rules_7_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6631.14-6631.40" */
  wire [1:0] rules_7_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6630.14-6630.41" */
  wire [1:0] rules_7_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6633.14-6633.41" */
  wire [1:0] rules_7_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6632.14-6632.42" */
  wire [1:0] rules_7_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6635.14-6635.41" */
  wire [1:0] rules_7_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6634.14-6634.42" */
  wire [1:0] rules_7_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6637.14-6637.41" */
  wire [1:0] rules_7_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6636.14-6636.42" */
  wire [1:0] rules_7_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6639.14-6639.41" */
  wire [1:0] rules_7_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6638.14-6638.42" */
  wire [1:0] rules_7_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6640.14-6640.39" */
  wire [2:0] rules_7_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6641.14-6641.40" */
  wire [1:0] rules_7_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6642.14-6642.39" */
  wire [2:0] rules_7_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6643.14-6643.40" */
  wire [1:0] rules_7_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6644.14-6644.39" */
  wire [2:0] rules_7_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6645.14-6645.40" */
  wire [1:0] rules_7_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6646.14-6646.39" */
  wire [2:0] rules_7_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6647.14-6647.40" */
  wire [1:0] rules_7_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6648.14-6648.40" */
  wire [2:0] rules_7_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6649.14-6649.41" */
  wire [1:0] rules_7_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6650.14-6650.40" */
  wire [2:0] rules_7_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6651.14-6651.41" */
  wire [1:0] rules_7_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6652.14-6652.40" */
  wire [2:0] rules_7_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6653.14-6653.41" */
  wire [1:0] rules_7_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6654.14-6654.40" */
  wire [2:0] rules_7_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6655.14-6655.41" */
  wire [1:0] rules_7_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6656.14-6656.39" */
  wire [2:0] rules_7_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6657.14-6657.40" */
  wire [1:0] rules_7_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6658.14-6658.39" */
  wire [2:0] rules_7_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6659.14-6659.40" */
  wire [1:0] rules_7_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6660.14-6660.39" */
  wire [2:0] rules_7_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6661.14-6661.40" */
  wire [1:0] rules_7_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6662.14-6662.39" */
  wire [2:0] rules_7_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6663.14-6663.40" */
  wire [1:0] rules_7_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6664.14-6664.40" */
  wire [2:0] rules_7_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6665.14-6665.41" */
  wire [1:0] rules_7_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6666.14-6666.40" */
  wire [2:0] rules_7_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6667.14-6667.41" */
  wire [1:0] rules_7_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6668.14-6668.40" */
  wire [2:0] rules_7_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6669.14-6669.41" */
  wire [1:0] rules_7_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6670.14-6670.40" */
  wire [2:0] rules_7_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6671.14-6671.41" */
  wire [1:0] rules_7_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6672.14-6672.39" */
  wire [2:0] rules_7_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6673.14-6673.40" */
  wire [1:0] rules_7_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6674.14-6674.39" */
  wire [2:0] rules_7_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6675.14-6675.40" */
  wire [1:0] rules_7_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6676.14-6676.39" */
  wire [2:0] rules_7_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6677.14-6677.40" */
  wire [1:0] rules_7_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6678.14-6678.39" */
  wire [2:0] rules_7_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6679.14-6679.40" */
  wire [1:0] rules_7_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6680.14-6680.40" */
  wire [2:0] rules_7_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6681.14-6681.41" */
  wire [1:0] rules_7_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6682.14-6682.40" */
  wire [2:0] rules_7_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6683.14-6683.41" */
  wire [1:0] rules_7_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6684.14-6684.40" */
  wire [2:0] rules_7_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6685.14-6685.41" */
  wire [1:0] rules_7_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6686.14-6686.40" */
  wire [2:0] rules_7_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6687.14-6687.41" */
  wire [1:0] rules_7_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6706.14-6706.34" */
  wire [2:0] rules_7_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6707.14-6707.35" */
  wire [2:0] rules_7_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6708.14-6708.34" */
  wire [1:0] rules_7_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6709.14-6709.35" */
  wire [1:0] rules_7_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6704.9-6704.29" */
  wire rules_7_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6705.9-6705.30" */
  wire rules_7_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6688.9-6688.31" */
  wire rules_7_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6689.9-6689.31" */
  wire rules_7_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6690.9-6690.31" */
  wire rules_7_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6691.9-6691.31" */
  wire rules_7_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6692.9-6692.32" */
  wire rules_7_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6693.9-6693.32" */
  wire rules_7_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6694.9-6694.32" */
  wire rules_7_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6695.9-6695.32" */
  wire rules_7_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6710.14-6710.35" */
  wire [1:0] rules_7_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6711.14-6711.36" */
  wire [1:0] rules_7_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6696.9-6696.31" */
  wire rules_7_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6697.9-6697.31" */
  wire rules_7_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6698.9-6698.31" */
  wire rules_7_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6699.9-6699.31" */
  wire rules_7_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6700.9-6700.32" */
  wire rules_7_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6701.9-6701.32" */
  wire rules_7_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6702.9-6702.32" */
  wire rules_7_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6703.9-6703.32" */
  wire rules_7_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6623.9-6623.24" */
  wire rules_7_io_en_r;
  /* hdlname = "rules_8 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.14-1218.20" */
  wire [2:0] \rules_8._GEN_0 ;
  /* hdlname = "rules_8 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1215.16-1215.29" */
  wire [1:0] \rules_8.io_AuxData_in ;
  /* hdlname = "rules_8 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1216.16-1216.30" */
  wire [1:0] \rules_8.io_AuxData_out ;
  /* hdlname = "rules_8 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1128.16-1128.34" */
  wire [1:0] \rules_8.io_Cache_in_0_Data ;
  /* hdlname = "rules_8 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1127.16-1127.35" */
  wire [1:0] \rules_8.io_Cache_in_0_State ;
  /* hdlname = "rules_8 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1130.16-1130.34" */
  wire [1:0] \rules_8.io_Cache_in_1_Data ;
  /* hdlname = "rules_8 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1129.16-1129.35" */
  wire [1:0] \rules_8.io_Cache_in_1_State ;
  /* hdlname = "rules_8 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1132.16-1132.34" */
  wire [1:0] \rules_8.io_Cache_in_2_Data ;
  /* hdlname = "rules_8 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1131.16-1131.35" */
  wire [1:0] \rules_8.io_Cache_in_2_State ;
  /* hdlname = "rules_8 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1134.16-1134.34" */
  wire [1:0] \rules_8.io_Cache_in_3_Data ;
  /* hdlname = "rules_8 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1133.16-1133.35" */
  wire [1:0] \rules_8.io_Cache_in_3_State ;
  /* hdlname = "rules_8 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1136.16-1136.35" */
  wire [1:0] \rules_8.io_Cache_out_0_Data ;
  /* hdlname = "rules_8 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1135.16-1135.36" */
  wire [1:0] \rules_8.io_Cache_out_0_State ;
  /* hdlname = "rules_8 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1138.16-1138.35" */
  wire [1:0] \rules_8.io_Cache_out_1_Data ;
  /* hdlname = "rules_8 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1137.16-1137.36" */
  wire [1:0] \rules_8.io_Cache_out_1_State ;
  /* hdlname = "rules_8 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1140.16-1140.35" */
  wire [1:0] \rules_8.io_Cache_out_2_Data ;
  /* hdlname = "rules_8 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1139.16-1139.36" */
  wire [1:0] \rules_8.io_Cache_out_2_State ;
  /* hdlname = "rules_8 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1142.16-1142.35" */
  wire [1:0] \rules_8.io_Cache_out_3_Data ;
  /* hdlname = "rules_8 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1141.16-1141.36" */
  wire [1:0] \rules_8.io_Cache_out_3_State ;
  /* hdlname = "rules_8 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1143.16-1143.33" */
  wire [2:0] \rules_8.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_8 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1144.16-1144.34" */
  wire [1:0] \rules_8.io_Chan1_in_0_Data ;
  /* hdlname = "rules_8 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1145.16-1145.33" */
  wire [2:0] \rules_8.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_8 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1146.16-1146.34" */
  wire [1:0] \rules_8.io_Chan1_in_1_Data ;
  /* hdlname = "rules_8 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1147.16-1147.33" */
  wire [2:0] \rules_8.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_8 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1148.16-1148.34" */
  wire [1:0] \rules_8.io_Chan1_in_2_Data ;
  /* hdlname = "rules_8 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1149.16-1149.33" */
  wire [2:0] \rules_8.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_8 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1150.16-1150.34" */
  wire [1:0] \rules_8.io_Chan1_in_3_Data ;
  /* hdlname = "rules_8 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1151.16-1151.34" */
  wire [2:0] \rules_8.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_8 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1152.16-1152.35" */
  wire [1:0] \rules_8.io_Chan1_out_0_Data ;
  /* hdlname = "rules_8 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1153.16-1153.34" */
  wire [2:0] \rules_8.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_8 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1154.16-1154.35" */
  wire [1:0] \rules_8.io_Chan1_out_1_Data ;
  /* hdlname = "rules_8 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1155.16-1155.34" */
  wire [2:0] \rules_8.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_8 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1156.16-1156.35" */
  wire [1:0] \rules_8.io_Chan1_out_2_Data ;
  /* hdlname = "rules_8 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1157.16-1157.34" */
  wire [2:0] \rules_8.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_8 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1158.16-1158.35" */
  wire [1:0] \rules_8.io_Chan1_out_3_Data ;
  /* hdlname = "rules_8 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1159.16-1159.33" */
  wire [2:0] \rules_8.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_8 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1160.16-1160.34" */
  wire [1:0] \rules_8.io_Chan2_in_0_Data ;
  /* hdlname = "rules_8 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1161.16-1161.33" */
  wire [2:0] \rules_8.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_8 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1162.16-1162.34" */
  wire [1:0] \rules_8.io_Chan2_in_1_Data ;
  /* hdlname = "rules_8 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1163.16-1163.33" */
  wire [2:0] \rules_8.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_8 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1164.16-1164.34" */
  wire [1:0] \rules_8.io_Chan2_in_2_Data ;
  /* hdlname = "rules_8 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1165.16-1165.33" */
  wire [2:0] \rules_8.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_8 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1166.16-1166.34" */
  wire [1:0] \rules_8.io_Chan2_in_3_Data ;
  /* hdlname = "rules_8 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1167.16-1167.34" */
  wire [2:0] \rules_8.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_8 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1168.16-1168.35" */
  wire [1:0] \rules_8.io_Chan2_out_0_Data ;
  /* hdlname = "rules_8 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1169.16-1169.34" */
  wire [2:0] \rules_8.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_8 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1170.16-1170.35" */
  wire [1:0] \rules_8.io_Chan2_out_1_Data ;
  /* hdlname = "rules_8 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1171.16-1171.34" */
  wire [2:0] \rules_8.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_8 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1172.16-1172.35" */
  wire [1:0] \rules_8.io_Chan2_out_2_Data ;
  /* hdlname = "rules_8 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1173.16-1173.34" */
  wire [2:0] \rules_8.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_8 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1174.16-1174.35" */
  wire [1:0] \rules_8.io_Chan2_out_3_Data ;
  /* hdlname = "rules_8 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1175.16-1175.33" */
  wire [2:0] \rules_8.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_8 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1176.16-1176.34" */
  wire [1:0] \rules_8.io_Chan3_in_0_Data ;
  /* hdlname = "rules_8 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1177.16-1177.33" */
  wire [2:0] \rules_8.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_8 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1178.16-1178.34" */
  wire [1:0] \rules_8.io_Chan3_in_1_Data ;
  /* hdlname = "rules_8 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1179.16-1179.33" */
  wire [2:0] \rules_8.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_8 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1180.16-1180.34" */
  wire [1:0] \rules_8.io_Chan3_in_2_Data ;
  /* hdlname = "rules_8 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1181.16-1181.33" */
  wire [2:0] \rules_8.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_8 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1182.16-1182.34" */
  wire [1:0] \rules_8.io_Chan3_in_3_Data ;
  /* hdlname = "rules_8 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1183.16-1183.34" */
  wire [2:0] \rules_8.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_8 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1184.16-1184.35" */
  wire [1:0] \rules_8.io_Chan3_out_0_Data ;
  /* hdlname = "rules_8 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1185.16-1185.34" */
  wire [2:0] \rules_8.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_8 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1186.16-1186.35" */
  wire [1:0] \rules_8.io_Chan3_out_1_Data ;
  /* hdlname = "rules_8 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1187.16-1187.34" */
  wire [2:0] \rules_8.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_8 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1188.16-1188.35" */
  wire [1:0] \rules_8.io_Chan3_out_2_Data ;
  /* hdlname = "rules_8 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1189.16-1189.34" */
  wire [2:0] \rules_8.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_8 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1190.16-1190.35" */
  wire [1:0] \rules_8.io_Chan3_out_3_Data ;
  /* hdlname = "rules_8 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1209.16-1209.28" */
  wire [2:0] \rules_8.io_CurCmd_in ;
  /* hdlname = "rules_8 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1210.16-1210.29" */
  wire [2:0] \rules_8.io_CurCmd_out ;
  /* hdlname = "rules_8 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1211.16-1211.28" */
  wire [1:0] \rules_8.io_CurPtr_in ;
  /* hdlname = "rules_8 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1212.16-1212.29" */
  wire [1:0] \rules_8.io_CurPtr_out ;
  /* hdlname = "rules_8 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1207.16-1207.28" */
  wire \rules_8.io_ExGntd_in ;
  /* hdlname = "rules_8 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1208.16-1208.29" */
  wire \rules_8.io_ExGntd_out ;
  /* hdlname = "rules_8 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1191.16-1191.30" */
  wire \rules_8.io_InvSet_in_0 ;
  /* hdlname = "rules_8 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1192.16-1192.30" */
  wire \rules_8.io_InvSet_in_1 ;
  /* hdlname = "rules_8 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1193.16-1193.30" */
  wire \rules_8.io_InvSet_in_2 ;
  /* hdlname = "rules_8 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1194.16-1194.30" */
  wire \rules_8.io_InvSet_in_3 ;
  /* hdlname = "rules_8 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1195.16-1195.31" */
  wire \rules_8.io_InvSet_out_0 ;
  /* hdlname = "rules_8 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1196.16-1196.31" */
  wire \rules_8.io_InvSet_out_1 ;
  /* hdlname = "rules_8 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1197.16-1197.31" */
  wire \rules_8.io_InvSet_out_2 ;
  /* hdlname = "rules_8 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1198.16-1198.31" */
  wire \rules_8.io_InvSet_out_3 ;
  /* hdlname = "rules_8 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1213.16-1213.29" */
  wire [1:0] \rules_8.io_MemData_in ;
  /* hdlname = "rules_8 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1214.16-1214.30" */
  wire [1:0] \rules_8.io_MemData_out ;
  /* hdlname = "rules_8 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1199.16-1199.30" */
  wire \rules_8.io_ShrSet_in_0 ;
  /* hdlname = "rules_8 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1200.16-1200.30" */
  wire \rules_8.io_ShrSet_in_1 ;
  /* hdlname = "rules_8 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1201.16-1201.30" */
  wire \rules_8.io_ShrSet_in_2 ;
  /* hdlname = "rules_8 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1202.16-1202.30" */
  wire \rules_8.io_ShrSet_in_3 ;
  /* hdlname = "rules_8 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1203.16-1203.31" */
  wire \rules_8.io_ShrSet_out_0 ;
  /* hdlname = "rules_8 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1204.16-1204.31" */
  wire \rules_8.io_ShrSet_out_1 ;
  /* hdlname = "rules_8 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1205.16-1205.31" */
  wire \rules_8.io_ShrSet_out_2 ;
  /* hdlname = "rules_8 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1206.16-1206.31" */
  wire \rules_8.io_ShrSet_out_3 ;
  /* hdlname = "rules_8 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1126.16-1126.23" */
  wire \rules_8.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6803.14-6803.35" */
  wire [1:0] rules_8_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6804.14-6804.36" */
  wire [1:0] rules_8_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6716.14-6716.40" */
  wire [1:0] rules_8_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6715.14-6715.41" */
  wire [1:0] rules_8_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6718.14-6718.40" */
  wire [1:0] rules_8_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6717.14-6717.41" */
  wire [1:0] rules_8_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6720.14-6720.40" */
  wire [1:0] rules_8_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6719.14-6719.41" */
  wire [1:0] rules_8_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6722.14-6722.40" */
  wire [1:0] rules_8_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6721.14-6721.41" */
  wire [1:0] rules_8_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6724.14-6724.41" */
  wire [1:0] rules_8_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6723.14-6723.42" */
  wire [1:0] rules_8_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6726.14-6726.41" */
  wire [1:0] rules_8_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6725.14-6725.42" */
  wire [1:0] rules_8_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6728.14-6728.41" */
  wire [1:0] rules_8_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6727.14-6727.42" */
  wire [1:0] rules_8_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6730.14-6730.41" */
  wire [1:0] rules_8_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6729.14-6729.42" */
  wire [1:0] rules_8_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6731.14-6731.39" */
  wire [2:0] rules_8_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6732.14-6732.40" */
  wire [1:0] rules_8_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6733.14-6733.39" */
  wire [2:0] rules_8_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6734.14-6734.40" */
  wire [1:0] rules_8_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6735.14-6735.39" */
  wire [2:0] rules_8_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6736.14-6736.40" */
  wire [1:0] rules_8_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6737.14-6737.39" */
  wire [2:0] rules_8_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6738.14-6738.40" */
  wire [1:0] rules_8_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6739.14-6739.40" */
  wire [2:0] rules_8_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6740.14-6740.41" */
  wire [1:0] rules_8_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6741.14-6741.40" */
  wire [2:0] rules_8_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6742.14-6742.41" */
  wire [1:0] rules_8_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6743.14-6743.40" */
  wire [2:0] rules_8_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6744.14-6744.41" */
  wire [1:0] rules_8_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6745.14-6745.40" */
  wire [2:0] rules_8_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6746.14-6746.41" */
  wire [1:0] rules_8_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6747.14-6747.39" */
  wire [2:0] rules_8_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6748.14-6748.40" */
  wire [1:0] rules_8_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6749.14-6749.39" */
  wire [2:0] rules_8_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6750.14-6750.40" */
  wire [1:0] rules_8_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6751.14-6751.39" */
  wire [2:0] rules_8_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6752.14-6752.40" */
  wire [1:0] rules_8_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6753.14-6753.39" */
  wire [2:0] rules_8_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6754.14-6754.40" */
  wire [1:0] rules_8_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6755.14-6755.40" */
  wire [2:0] rules_8_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6756.14-6756.41" */
  wire [1:0] rules_8_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6757.14-6757.40" */
  wire [2:0] rules_8_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6758.14-6758.41" */
  wire [1:0] rules_8_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6759.14-6759.40" */
  wire [2:0] rules_8_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6760.14-6760.41" */
  wire [1:0] rules_8_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6761.14-6761.40" */
  wire [2:0] rules_8_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6762.14-6762.41" */
  wire [1:0] rules_8_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6763.14-6763.39" */
  wire [2:0] rules_8_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6764.14-6764.40" */
  wire [1:0] rules_8_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6765.14-6765.39" */
  wire [2:0] rules_8_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6766.14-6766.40" */
  wire [1:0] rules_8_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6767.14-6767.39" */
  wire [2:0] rules_8_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6768.14-6768.40" */
  wire [1:0] rules_8_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6769.14-6769.39" */
  wire [2:0] rules_8_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6770.14-6770.40" */
  wire [1:0] rules_8_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6771.14-6771.40" */
  wire [2:0] rules_8_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6772.14-6772.41" */
  wire [1:0] rules_8_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6773.14-6773.40" */
  wire [2:0] rules_8_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6774.14-6774.41" */
  wire [1:0] rules_8_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6775.14-6775.40" */
  wire [2:0] rules_8_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6776.14-6776.41" */
  wire [1:0] rules_8_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6777.14-6777.40" */
  wire [2:0] rules_8_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6778.14-6778.41" */
  wire [1:0] rules_8_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6797.14-6797.34" */
  wire [2:0] rules_8_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6798.14-6798.35" */
  wire [2:0] rules_8_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6799.14-6799.34" */
  wire [1:0] rules_8_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6800.14-6800.35" */
  wire [1:0] rules_8_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6795.9-6795.29" */
  wire rules_8_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6796.9-6796.30" */
  wire rules_8_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6779.9-6779.31" */
  wire rules_8_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6780.9-6780.31" */
  wire rules_8_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6781.9-6781.31" */
  wire rules_8_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6782.9-6782.31" */
  wire rules_8_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6783.9-6783.32" */
  wire rules_8_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6784.9-6784.32" */
  wire rules_8_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6785.9-6785.32" */
  wire rules_8_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6786.9-6786.32" */
  wire rules_8_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6801.14-6801.35" */
  wire [1:0] rules_8_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6802.14-6802.36" */
  wire [1:0] rules_8_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6787.9-6787.31" */
  wire rules_8_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6788.9-6788.31" */
  wire rules_8_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6789.9-6789.31" */
  wire rules_8_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6790.9-6790.31" */
  wire rules_8_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6791.9-6791.32" */
  wire rules_8_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6792.9-6792.32" */
  wire rules_8_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6793.9-6793.32" */
  wire rules_8_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6794.9-6794.32" */
  wire rules_8_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6714.9-6714.24" */
  wire rules_8_io_en_r;
  /* hdlname = "rules_9 _GEN_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.14-1358.20" */
  wire [2:0] \rules_9._GEN_0 ;
  /* hdlname = "rules_9 io_AuxData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1355.16-1355.29" */
  wire [1:0] \rules_9.io_AuxData_in ;
  /* hdlname = "rules_9 io_AuxData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1356.16-1356.30" */
  wire [1:0] \rules_9.io_AuxData_out ;
  /* hdlname = "rules_9 io_Cache_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1268.16-1268.34" */
  wire [1:0] \rules_9.io_Cache_in_0_Data ;
  /* hdlname = "rules_9 io_Cache_in_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1267.16-1267.35" */
  wire [1:0] \rules_9.io_Cache_in_0_State ;
  /* hdlname = "rules_9 io_Cache_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1270.16-1270.34" */
  wire [1:0] \rules_9.io_Cache_in_1_Data ;
  /* hdlname = "rules_9 io_Cache_in_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1269.16-1269.35" */
  wire [1:0] \rules_9.io_Cache_in_1_State ;
  /* hdlname = "rules_9 io_Cache_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1272.16-1272.34" */
  wire [1:0] \rules_9.io_Cache_in_2_Data ;
  /* hdlname = "rules_9 io_Cache_in_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1271.16-1271.35" */
  wire [1:0] \rules_9.io_Cache_in_2_State ;
  /* hdlname = "rules_9 io_Cache_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1274.16-1274.34" */
  wire [1:0] \rules_9.io_Cache_in_3_Data ;
  /* hdlname = "rules_9 io_Cache_in_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1273.16-1273.35" */
  wire [1:0] \rules_9.io_Cache_in_3_State ;
  /* hdlname = "rules_9 io_Cache_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1276.16-1276.35" */
  wire [1:0] \rules_9.io_Cache_out_0_Data ;
  /* hdlname = "rules_9 io_Cache_out_0_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1275.16-1275.36" */
  wire [1:0] \rules_9.io_Cache_out_0_State ;
  /* hdlname = "rules_9 io_Cache_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1278.16-1278.35" */
  wire [1:0] \rules_9.io_Cache_out_1_Data ;
  /* hdlname = "rules_9 io_Cache_out_1_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1277.16-1277.36" */
  wire [1:0] \rules_9.io_Cache_out_1_State ;
  /* hdlname = "rules_9 io_Cache_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1280.16-1280.35" */
  wire [1:0] \rules_9.io_Cache_out_2_Data ;
  /* hdlname = "rules_9 io_Cache_out_2_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1279.16-1279.36" */
  wire [1:0] \rules_9.io_Cache_out_2_State ;
  /* hdlname = "rules_9 io_Cache_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1282.16-1282.35" */
  wire [1:0] \rules_9.io_Cache_out_3_Data ;
  /* hdlname = "rules_9 io_Cache_out_3_State" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1281.16-1281.36" */
  wire [1:0] \rules_9.io_Cache_out_3_State ;
  /* hdlname = "rules_9 io_Chan1_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1283.16-1283.33" */
  wire [2:0] \rules_9.io_Chan1_in_0_Cmd ;
  /* hdlname = "rules_9 io_Chan1_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1284.16-1284.34" */
  wire [1:0] \rules_9.io_Chan1_in_0_Data ;
  /* hdlname = "rules_9 io_Chan1_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1285.16-1285.33" */
  wire [2:0] \rules_9.io_Chan1_in_1_Cmd ;
  /* hdlname = "rules_9 io_Chan1_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1286.16-1286.34" */
  wire [1:0] \rules_9.io_Chan1_in_1_Data ;
  /* hdlname = "rules_9 io_Chan1_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1287.16-1287.33" */
  wire [2:0] \rules_9.io_Chan1_in_2_Cmd ;
  /* hdlname = "rules_9 io_Chan1_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1288.16-1288.34" */
  wire [1:0] \rules_9.io_Chan1_in_2_Data ;
  /* hdlname = "rules_9 io_Chan1_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1289.16-1289.33" */
  wire [2:0] \rules_9.io_Chan1_in_3_Cmd ;
  /* hdlname = "rules_9 io_Chan1_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1290.16-1290.34" */
  wire [1:0] \rules_9.io_Chan1_in_3_Data ;
  /* hdlname = "rules_9 io_Chan1_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1291.16-1291.34" */
  wire [2:0] \rules_9.io_Chan1_out_0_Cmd ;
  /* hdlname = "rules_9 io_Chan1_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1292.16-1292.35" */
  wire [1:0] \rules_9.io_Chan1_out_0_Data ;
  /* hdlname = "rules_9 io_Chan1_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1293.16-1293.34" */
  wire [2:0] \rules_9.io_Chan1_out_1_Cmd ;
  /* hdlname = "rules_9 io_Chan1_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1294.16-1294.35" */
  wire [1:0] \rules_9.io_Chan1_out_1_Data ;
  /* hdlname = "rules_9 io_Chan1_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1295.16-1295.34" */
  wire [2:0] \rules_9.io_Chan1_out_2_Cmd ;
  /* hdlname = "rules_9 io_Chan1_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1296.16-1296.35" */
  wire [1:0] \rules_9.io_Chan1_out_2_Data ;
  /* hdlname = "rules_9 io_Chan1_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1297.16-1297.34" */
  wire [2:0] \rules_9.io_Chan1_out_3_Cmd ;
  /* hdlname = "rules_9 io_Chan1_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1298.16-1298.35" */
  wire [1:0] \rules_9.io_Chan1_out_3_Data ;
  /* hdlname = "rules_9 io_Chan2_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1299.16-1299.33" */
  wire [2:0] \rules_9.io_Chan2_in_0_Cmd ;
  /* hdlname = "rules_9 io_Chan2_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1300.16-1300.34" */
  wire [1:0] \rules_9.io_Chan2_in_0_Data ;
  /* hdlname = "rules_9 io_Chan2_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1301.16-1301.33" */
  wire [2:0] \rules_9.io_Chan2_in_1_Cmd ;
  /* hdlname = "rules_9 io_Chan2_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1302.16-1302.34" */
  wire [1:0] \rules_9.io_Chan2_in_1_Data ;
  /* hdlname = "rules_9 io_Chan2_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1303.16-1303.33" */
  wire [2:0] \rules_9.io_Chan2_in_2_Cmd ;
  /* hdlname = "rules_9 io_Chan2_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1304.16-1304.34" */
  wire [1:0] \rules_9.io_Chan2_in_2_Data ;
  /* hdlname = "rules_9 io_Chan2_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1305.16-1305.33" */
  wire [2:0] \rules_9.io_Chan2_in_3_Cmd ;
  /* hdlname = "rules_9 io_Chan2_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1306.16-1306.34" */
  wire [1:0] \rules_9.io_Chan2_in_3_Data ;
  /* hdlname = "rules_9 io_Chan2_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1307.16-1307.34" */
  wire [2:0] \rules_9.io_Chan2_out_0_Cmd ;
  /* hdlname = "rules_9 io_Chan2_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1308.16-1308.35" */
  wire [1:0] \rules_9.io_Chan2_out_0_Data ;
  /* hdlname = "rules_9 io_Chan2_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1309.16-1309.34" */
  wire [2:0] \rules_9.io_Chan2_out_1_Cmd ;
  /* hdlname = "rules_9 io_Chan2_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1310.16-1310.35" */
  wire [1:0] \rules_9.io_Chan2_out_1_Data ;
  /* hdlname = "rules_9 io_Chan2_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1311.16-1311.34" */
  wire [2:0] \rules_9.io_Chan2_out_2_Cmd ;
  /* hdlname = "rules_9 io_Chan2_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1312.16-1312.35" */
  wire [1:0] \rules_9.io_Chan2_out_2_Data ;
  /* hdlname = "rules_9 io_Chan2_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1313.16-1313.34" */
  wire [2:0] \rules_9.io_Chan2_out_3_Cmd ;
  /* hdlname = "rules_9 io_Chan2_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1314.16-1314.35" */
  wire [1:0] \rules_9.io_Chan2_out_3_Data ;
  /* hdlname = "rules_9 io_Chan3_in_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1315.16-1315.33" */
  wire [2:0] \rules_9.io_Chan3_in_0_Cmd ;
  /* hdlname = "rules_9 io_Chan3_in_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1316.16-1316.34" */
  wire [1:0] \rules_9.io_Chan3_in_0_Data ;
  /* hdlname = "rules_9 io_Chan3_in_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1317.16-1317.33" */
  wire [2:0] \rules_9.io_Chan3_in_1_Cmd ;
  /* hdlname = "rules_9 io_Chan3_in_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1318.16-1318.34" */
  wire [1:0] \rules_9.io_Chan3_in_1_Data ;
  /* hdlname = "rules_9 io_Chan3_in_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1319.16-1319.33" */
  wire [2:0] \rules_9.io_Chan3_in_2_Cmd ;
  /* hdlname = "rules_9 io_Chan3_in_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1320.16-1320.34" */
  wire [1:0] \rules_9.io_Chan3_in_2_Data ;
  /* hdlname = "rules_9 io_Chan3_in_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1321.16-1321.33" */
  wire [2:0] \rules_9.io_Chan3_in_3_Cmd ;
  /* hdlname = "rules_9 io_Chan3_in_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1322.16-1322.34" */
  wire [1:0] \rules_9.io_Chan3_in_3_Data ;
  /* hdlname = "rules_9 io_Chan3_out_0_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1323.16-1323.34" */
  wire [2:0] \rules_9.io_Chan3_out_0_Cmd ;
  /* hdlname = "rules_9 io_Chan3_out_0_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1324.16-1324.35" */
  wire [1:0] \rules_9.io_Chan3_out_0_Data ;
  /* hdlname = "rules_9 io_Chan3_out_1_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1325.16-1325.34" */
  wire [2:0] \rules_9.io_Chan3_out_1_Cmd ;
  /* hdlname = "rules_9 io_Chan3_out_1_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1326.16-1326.35" */
  wire [1:0] \rules_9.io_Chan3_out_1_Data ;
  /* hdlname = "rules_9 io_Chan3_out_2_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1327.16-1327.34" */
  wire [2:0] \rules_9.io_Chan3_out_2_Cmd ;
  /* hdlname = "rules_9 io_Chan3_out_2_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1328.16-1328.35" */
  wire [1:0] \rules_9.io_Chan3_out_2_Data ;
  /* hdlname = "rules_9 io_Chan3_out_3_Cmd" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1329.16-1329.34" */
  wire [2:0] \rules_9.io_Chan3_out_3_Cmd ;
  /* hdlname = "rules_9 io_Chan3_out_3_Data" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1330.16-1330.35" */
  wire [1:0] \rules_9.io_Chan3_out_3_Data ;
  /* hdlname = "rules_9 io_CurCmd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1349.16-1349.28" */
  wire [2:0] \rules_9.io_CurCmd_in ;
  /* hdlname = "rules_9 io_CurCmd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1350.16-1350.29" */
  wire [2:0] \rules_9.io_CurCmd_out ;
  /* hdlname = "rules_9 io_CurPtr_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1351.16-1351.28" */
  wire [1:0] \rules_9.io_CurPtr_in ;
  /* hdlname = "rules_9 io_CurPtr_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1352.16-1352.29" */
  wire [1:0] \rules_9.io_CurPtr_out ;
  /* hdlname = "rules_9 io_ExGntd_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1347.16-1347.28" */
  wire \rules_9.io_ExGntd_in ;
  /* hdlname = "rules_9 io_ExGntd_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1348.16-1348.29" */
  wire \rules_9.io_ExGntd_out ;
  /* hdlname = "rules_9 io_InvSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1331.16-1331.30" */
  wire \rules_9.io_InvSet_in_0 ;
  /* hdlname = "rules_9 io_InvSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1332.16-1332.30" */
  wire \rules_9.io_InvSet_in_1 ;
  /* hdlname = "rules_9 io_InvSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1333.16-1333.30" */
  wire \rules_9.io_InvSet_in_2 ;
  /* hdlname = "rules_9 io_InvSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1334.16-1334.30" */
  wire \rules_9.io_InvSet_in_3 ;
  /* hdlname = "rules_9 io_InvSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1335.16-1335.31" */
  wire \rules_9.io_InvSet_out_0 ;
  /* hdlname = "rules_9 io_InvSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1336.16-1336.31" */
  wire \rules_9.io_InvSet_out_1 ;
  /* hdlname = "rules_9 io_InvSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1337.16-1337.31" */
  wire \rules_9.io_InvSet_out_2 ;
  /* hdlname = "rules_9 io_InvSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1338.16-1338.31" */
  wire \rules_9.io_InvSet_out_3 ;
  /* hdlname = "rules_9 io_MemData_in" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1353.16-1353.29" */
  wire [1:0] \rules_9.io_MemData_in ;
  /* hdlname = "rules_9 io_MemData_out" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1354.16-1354.30" */
  wire [1:0] \rules_9.io_MemData_out ;
  /* hdlname = "rules_9 io_ShrSet_in_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1339.16-1339.30" */
  wire \rules_9.io_ShrSet_in_0 ;
  /* hdlname = "rules_9 io_ShrSet_in_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1340.16-1340.30" */
  wire \rules_9.io_ShrSet_in_1 ;
  /* hdlname = "rules_9 io_ShrSet_in_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1341.16-1341.30" */
  wire \rules_9.io_ShrSet_in_2 ;
  /* hdlname = "rules_9 io_ShrSet_in_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1342.16-1342.30" */
  wire \rules_9.io_ShrSet_in_3 ;
  /* hdlname = "rules_9 io_ShrSet_out_0" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1343.16-1343.31" */
  wire \rules_9.io_ShrSet_out_0 ;
  /* hdlname = "rules_9 io_ShrSet_out_1" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1344.16-1344.31" */
  wire \rules_9.io_ShrSet_out_1 ;
  /* hdlname = "rules_9 io_ShrSet_out_2" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1345.16-1345.31" */
  wire \rules_9.io_ShrSet_out_2 ;
  /* hdlname = "rules_9 io_ShrSet_out_3" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1346.16-1346.31" */
  wire \rules_9.io_ShrSet_out_3 ;
  /* hdlname = "rules_9 io_en_r" */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1266.16-1266.23" */
  wire \rules_9.io_en_r ;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6894.14-6894.35" */
  wire [1:0] rules_9_io_AuxData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6895.14-6895.36" */
  wire [1:0] rules_9_io_AuxData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6807.14-6807.40" */
  wire [1:0] rules_9_io_Cache_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6806.14-6806.41" */
  wire [1:0] rules_9_io_Cache_in_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6809.14-6809.40" */
  wire [1:0] rules_9_io_Cache_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6808.14-6808.41" */
  wire [1:0] rules_9_io_Cache_in_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6811.14-6811.40" */
  wire [1:0] rules_9_io_Cache_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6810.14-6810.41" */
  wire [1:0] rules_9_io_Cache_in_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6813.14-6813.40" */
  wire [1:0] rules_9_io_Cache_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6812.14-6812.41" */
  wire [1:0] rules_9_io_Cache_in_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6815.14-6815.41" */
  wire [1:0] rules_9_io_Cache_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6814.14-6814.42" */
  wire [1:0] rules_9_io_Cache_out_0_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6817.14-6817.41" */
  wire [1:0] rules_9_io_Cache_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6816.14-6816.42" */
  wire [1:0] rules_9_io_Cache_out_1_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6819.14-6819.41" */
  wire [1:0] rules_9_io_Cache_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6818.14-6818.42" */
  wire [1:0] rules_9_io_Cache_out_2_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6821.14-6821.41" */
  wire [1:0] rules_9_io_Cache_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6820.14-6820.42" */
  wire [1:0] rules_9_io_Cache_out_3_State;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6822.14-6822.39" */
  wire [2:0] rules_9_io_Chan1_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6823.14-6823.40" */
  wire [1:0] rules_9_io_Chan1_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6824.14-6824.39" */
  wire [2:0] rules_9_io_Chan1_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6825.14-6825.40" */
  wire [1:0] rules_9_io_Chan1_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6826.14-6826.39" */
  wire [2:0] rules_9_io_Chan1_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6827.14-6827.40" */
  wire [1:0] rules_9_io_Chan1_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6828.14-6828.39" */
  wire [2:0] rules_9_io_Chan1_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6829.14-6829.40" */
  wire [1:0] rules_9_io_Chan1_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6830.14-6830.40" */
  wire [2:0] rules_9_io_Chan1_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6831.14-6831.41" */
  wire [1:0] rules_9_io_Chan1_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6832.14-6832.40" */
  wire [2:0] rules_9_io_Chan1_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6833.14-6833.41" */
  wire [1:0] rules_9_io_Chan1_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6834.14-6834.40" */
  wire [2:0] rules_9_io_Chan1_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6835.14-6835.41" */
  wire [1:0] rules_9_io_Chan1_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6836.14-6836.40" */
  wire [2:0] rules_9_io_Chan1_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6837.14-6837.41" */
  wire [1:0] rules_9_io_Chan1_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6838.14-6838.39" */
  wire [2:0] rules_9_io_Chan2_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6839.14-6839.40" */
  wire [1:0] rules_9_io_Chan2_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6840.14-6840.39" */
  wire [2:0] rules_9_io_Chan2_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6841.14-6841.40" */
  wire [1:0] rules_9_io_Chan2_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6842.14-6842.39" */
  wire [2:0] rules_9_io_Chan2_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6843.14-6843.40" */
  wire [1:0] rules_9_io_Chan2_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6844.14-6844.39" */
  wire [2:0] rules_9_io_Chan2_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6845.14-6845.40" */
  wire [1:0] rules_9_io_Chan2_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6846.14-6846.40" */
  wire [2:0] rules_9_io_Chan2_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6847.14-6847.41" */
  wire [1:0] rules_9_io_Chan2_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6848.14-6848.40" */
  wire [2:0] rules_9_io_Chan2_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6849.14-6849.41" */
  wire [1:0] rules_9_io_Chan2_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6850.14-6850.40" */
  wire [2:0] rules_9_io_Chan2_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6851.14-6851.41" */
  wire [1:0] rules_9_io_Chan2_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6852.14-6852.40" */
  wire [2:0] rules_9_io_Chan2_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6853.14-6853.41" */
  wire [1:0] rules_9_io_Chan2_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6854.14-6854.39" */
  wire [2:0] rules_9_io_Chan3_in_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6855.14-6855.40" */
  wire [1:0] rules_9_io_Chan3_in_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6856.14-6856.39" */
  wire [2:0] rules_9_io_Chan3_in_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6857.14-6857.40" */
  wire [1:0] rules_9_io_Chan3_in_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6858.14-6858.39" */
  wire [2:0] rules_9_io_Chan3_in_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6859.14-6859.40" */
  wire [1:0] rules_9_io_Chan3_in_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6860.14-6860.39" */
  wire [2:0] rules_9_io_Chan3_in_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6861.14-6861.40" */
  wire [1:0] rules_9_io_Chan3_in_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6862.14-6862.40" */
  wire [2:0] rules_9_io_Chan3_out_0_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6863.14-6863.41" */
  wire [1:0] rules_9_io_Chan3_out_0_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6864.14-6864.40" */
  wire [2:0] rules_9_io_Chan3_out_1_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6865.14-6865.41" */
  wire [1:0] rules_9_io_Chan3_out_1_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6866.14-6866.40" */
  wire [2:0] rules_9_io_Chan3_out_2_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6867.14-6867.41" */
  wire [1:0] rules_9_io_Chan3_out_2_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6868.14-6868.40" */
  wire [2:0] rules_9_io_Chan3_out_3_Cmd;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6869.14-6869.41" */
  wire [1:0] rules_9_io_Chan3_out_3_Data;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6888.14-6888.34" */
  wire [2:0] rules_9_io_CurCmd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6889.14-6889.35" */
  wire [2:0] rules_9_io_CurCmd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6890.14-6890.34" */
  wire [1:0] rules_9_io_CurPtr_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6891.14-6891.35" */
  wire [1:0] rules_9_io_CurPtr_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6886.9-6886.29" */
  wire rules_9_io_ExGntd_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6887.9-6887.30" */
  wire rules_9_io_ExGntd_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6870.9-6870.31" */
  wire rules_9_io_InvSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6871.9-6871.31" */
  wire rules_9_io_InvSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6872.9-6872.31" */
  wire rules_9_io_InvSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6873.9-6873.31" */
  wire rules_9_io_InvSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6874.9-6874.32" */
  wire rules_9_io_InvSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6875.9-6875.32" */
  wire rules_9_io_InvSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6876.9-6876.32" */
  wire rules_9_io_InvSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6877.9-6877.32" */
  wire rules_9_io_InvSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6892.14-6892.35" */
  wire [1:0] rules_9_io_MemData_in;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6893.14-6893.36" */
  wire [1:0] rules_9_io_MemData_out;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6878.9-6878.31" */
  wire rules_9_io_ShrSet_in_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6879.9-6879.31" */
  wire rules_9_io_ShrSet_in_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6880.9-6880.31" */
  wire rules_9_io_ShrSet_in_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6881.9-6881.31" */
  wire rules_9_io_ShrSet_in_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6882.9-6882.32" */
  wire rules_9_io_ShrSet_out_0;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6883.9-6883.32" */
  wire rules_9_io_ShrSet_out_1;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6884.9-6884.32" */
  wire rules_9_io_ShrSet_out_2;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6885.9-6885.32" */
  wire rules_9_io_ShrSet_out_3;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:6805.9-6805.24" */
  wire rules_9_io_en_r;
  assign _0071_ = _0642_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.14-17742.64" */ _0643_;
  assign _0072_ = _0645_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.14-17747.64" */ _0646_;
  assign _0073_ = _0648_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.14-17752.64" */ _0649_;
  assign _0074_ = _0651_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.14-17761.64" */ _0652_;
  assign _0075_ = _0654_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.14-17766.64" */ _0655_;
  assign _0076_ = _0657_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.14-17771.64" */ _0658_;
  assign _0077_ = _0660_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.16-17779.89" */ _0624_;
  assign _0078_ = _0662_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.16-17784.89" */ _0625_;
  assign _0079_ = _0664_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.16-17789.89" */ _0626_;
  always @* if (_0601_) assert(_0600_);
  always @* if (_0603_) assert(_0602_);
  always @* if (_0605_) assert(_0604_);
  always @* if (_0607_) assert(_0606_);
  always @* if (_0609_) assert(_0608_);
  always @* if (_0611_) assert(_0610_);
  always @* if (_0613_) assert(_0612_);
  always @* if (_0615_) assert(_0614_);
  always @* if (_0617_) assert(_0616_);
  always @* if (_0619_) assert(_0618_);
  always @* if (_0621_) assert(_0620_);
  always @* if (_0623_) assert(_0622_);
  always @* if (_0001_) assume(_0000_);
  assign _T_12 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10038.17-10038.32" */ 6'h06;
  assign _T_14 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10084.17-10084.32" */ 6'h07;
  assign _T_16 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10130.17-10130.32" */ 6'h08;
  assign _T_18 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10176.17-10176.32" */ 6'h09;
  assign _T_20 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10222.17-10222.32" */ 6'h0a;
  assign _T_22 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10268.17-10268.32" */ 6'h0b;
  assign _T_24 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10314.17-10314.32" */ 6'h0c;
  assign _T_26 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10360.17-10360.32" */ 6'h0d;
  assign _T_28 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10406.17-10406.32" */ 6'h0e;
  assign _T_30 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10452.17-10452.32" */ 6'h0f;
  assign _T_32 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10498.17-10498.33" */ 6'h10;
  assign _T_34 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10544.17-10544.33" */ 6'h11;
  assign _T_36 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10590.17-10590.33" */ 6'h12;
  assign _T_38 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10636.17-10636.33" */ 6'h13;
  assign _T_40 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10682.17-10682.33" */ 6'h14;
  assign _T_42 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10728.17-10728.33" */ 6'h15;
  assign _T_44 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10774.17-10774.33" */ 6'h16;
  assign _T_46 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10820.17-10820.33" */ 6'h17;
  assign _T_48 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10866.17-10866.33" */ 6'h18;
  assign _T_50 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10912.17-10912.33" */ 6'h19;
  assign _T_52 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10958.17-10958.33" */ 6'h1a;
  assign _T_54 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11004.17-11004.33" */ 6'h1b;
  assign _T_56 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11050.17-11050.33" */ 6'h1c;
  assign _T_58 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11096.17-11096.33" */ 6'h1d;
  assign _T_60 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11142.17-11142.33" */ 6'h1e;
  assign _T_62 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11188.17-11188.33" */ 6'h1f;
  assign _T_64 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11234.17-11234.33" */ 6'h20;
  assign _T_66 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11280.17-11280.33" */ 6'h21;
  assign _T_68 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11326.17-11326.33" */ 6'h22;
  assign _T_70 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11372.17-11372.33" */ 6'h23;
  assign _T_72 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11418.17-11418.33" */ 6'h24;
  assign _T_74 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11464.17-11464.33" */ 6'h25;
  assign _T_76 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11465.17-11465.33" */ 6'h26;
  assign _T_78 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11466.17-11466.33" */ 6'h27;
  assign _T_80 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11467.17-11467.33" */ 6'h28;
  assign rules_0_io_en_r = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15327.28-15327.43" */ io_en_a;
  assign rules_1_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15373.28-15373.43" */ 6'h01;
  assign rules_2_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15419.28-15419.43" */ 6'h02;
  assign rules_3_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15465.28-15465.43" */ 6'h03;
  assign rules_4_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15511.28-15511.43" */ 6'h04;
  assign rules_5_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15557.28-15557.43" */ 6'h05;
  assign rules_6_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15603.28-15603.43" */ 6'h06;
  assign rules_7_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15649.28-15649.43" */ 6'h07;
  assign rules_8_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15695.28-15695.43" */ 6'h08;
  assign rules_9_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15741.28-15741.43" */ 6'h09;
  assign rules_10_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15787.29-15787.44" */ 6'h0a;
  assign rules_11_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15833.29-15833.44" */ 6'h0b;
  assign rules_12_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15879.29-15879.44" */ 6'h0c;
  assign rules_13_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15925.29-15925.44" */ 6'h0d;
  assign rules_14_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15971.29-15971.44" */ 6'h0e;
  assign rules_15_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16017.29-16017.44" */ 6'h0f;
  assign rules_16_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16063.29-16063.45" */ 6'h10;
  assign rules_17_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16109.29-16109.45" */ 6'h11;
  assign rules_18_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16155.29-16155.45" */ 6'h12;
  assign rules_19_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16201.29-16201.45" */ 6'h13;
  assign rules_20_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16247.29-16247.45" */ 6'h14;
  assign rules_21_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16293.29-16293.45" */ 6'h15;
  assign rules_22_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16339.29-16339.45" */ 6'h16;
  assign rules_23_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16385.29-16385.45" */ 6'h17;
  assign rules_24_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16431.29-16431.45" */ 6'h18;
  assign rules_25_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16477.29-16477.45" */ 6'h19;
  assign rules_26_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16523.29-16523.45" */ 6'h1a;
  assign rules_27_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16569.29-16569.45" */ 6'h1b;
  assign rules_28_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16615.29-16615.45" */ 6'h1c;
  assign rules_29_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16661.29-16661.45" */ 6'h1d;
  assign rules_30_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16707.29-16707.45" */ 6'h1e;
  assign rules_31_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16753.29-16753.45" */ 6'h1f;
  assign rules_32_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16799.29-16799.45" */ 6'h20;
  assign rules_33_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16845.29-16845.45" */ 6'h21;
  assign rules_34_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16891.29-16891.45" */ 6'h22;
  assign rules_35_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16937.29-16937.45" */ 6'h23;
  assign rules_36_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:16983.29-16983.45" */ 6'h24;
  assign rules_37_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17029.29-17029.45" */ 6'h25;
  assign rules_38_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17075.29-17075.45" */ 6'h26;
  assign rules_39_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17121.29-17121.45" */ 6'h27;
  assign rules_40_io_en_r = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17167.29-17167.45" */ 6'h28;
  assign _0080_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17731.40-17731.50" */ io_en_a;
  assign _0081_ = Cache_reg_1_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.17-17741.42" */ 2'h2;
  assign _0082_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.46-17741.71" */ Cache_reg_2_State;
  assign _0083_ = Cache_reg_1_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.78-17741.103" */ 2'h1;
  assign _0084_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17742.9-17742.34" */ Cache_reg_2_State;
  assign _0085_ = Cache_reg_2_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17742.37-17742.62" */ 2'h1;
  assign _0086_ = Cache_reg_1_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.17-17746.42" */ 2'h2;
  assign _0087_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.46-17746.71" */ Cache_reg_3_State;
  assign _0088_ = Cache_reg_1_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.78-17746.103" */ 2'h1;
  assign _0089_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17747.9-17747.34" */ Cache_reg_3_State;
  assign _0090_ = Cache_reg_3_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17747.37-17747.62" */ 2'h1;
  assign _0091_ = Cache_reg_2_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.17-17751.42" */ 2'h2;
  assign _0092_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.46-17751.71" */ Cache_reg_1_State;
  assign _0093_ = Cache_reg_2_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.78-17751.103" */ 2'h1;
  assign _0094_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17752.9-17752.34" */ Cache_reg_1_State;
  assign _0095_ = Cache_reg_1_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17752.37-17752.62" */ 2'h1;
  assign _0096_ = Cache_reg_2_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.17-17760.42" */ 2'h2;
  assign _0097_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.46-17760.71" */ Cache_reg_3_State;
  assign _0098_ = Cache_reg_2_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.78-17760.103" */ 2'h1;
  assign _0099_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17761.9-17761.34" */ Cache_reg_3_State;
  assign _0100_ = Cache_reg_3_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17761.37-17761.62" */ 2'h1;
  assign _0101_ = Cache_reg_3_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.17-17765.42" */ 2'h2;
  assign _0102_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.46-17765.71" */ Cache_reg_1_State;
  assign _0103_ = Cache_reg_3_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.78-17765.103" */ 2'h1;
  assign _0104_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17766.9-17766.34" */ Cache_reg_1_State;
  assign _0105_ = Cache_reg_1_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17766.37-17766.62" */ 2'h1;
  assign _0106_ = Cache_reg_3_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.17-17770.42" */ 2'h2;
  assign _0107_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.46-17770.71" */ Cache_reg_2_State;
  assign _0108_ = Cache_reg_3_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.78-17770.103" */ 2'h1;
  assign _0109_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17771.9-17771.34" */ Cache_reg_2_State;
  assign _0110_ = Cache_reg_2_State == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17771.37-17771.62" */ 2'h1;
  assign _0111_ = MemData_reg == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.34-17779.60" */ AuxData_reg;
  assign _0112_ = Cache_reg_1_Data == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.93-17780.20" */ AuxData_reg;
  assign _0113_ = MemData_reg == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.34-17784.60" */ AuxData_reg;
  assign _0114_ = Cache_reg_2_Data == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.93-17785.20" */ AuxData_reg;
  assign _0115_ = MemData_reg == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.34-17789.60" */ AuxData_reg;
  assign _0116_ = Cache_reg_3_Data == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.93-17790.20" */ AuxData_reg;
  assign _T = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9762.14-9762.29" */ io_en_a;
  assign _T_2 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9808.16-9808.31" */ 6'h01;
  assign _T_4 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9854.16-9854.31" */ 6'h02;
  assign _T_6 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9900.16-9900.31" */ 6'h03;
  assign _T_8 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9946.16-9946.31" */ 6'h04;
  assign _T_10 = io_en_a == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9992.17-9992.32" */ 6'h05;
  assign \rules_0.io_Cache_out_3_State  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:100.33-100.69" */ 2'h0 : \rules_0.io_Cache_in_3_State ;
  assign \rules_0.io_Chan1_out_1_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:104.31-104.65" */ 3'h0 : \rules_0.io_Chan1_in_1_Cmd ;
  assign \rules_0.io_Chan1_out_2_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:106.31-106.65" */ 3'h0 : \rules_0.io_Chan1_in_2_Cmd ;
  assign \rules_0.io_Chan1_out_3_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:108.31-108.65" */ 3'h0 : \rules_0.io_Chan1_in_3_Cmd ;
  assign \rules_0.io_Chan2_out_1_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:112.31-112.65" */ 3'h0 : \rules_0.io_Chan2_in_1_Cmd ;
  assign \rules_0.io_Chan2_out_2_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:114.31-114.65" */ 3'h0 : \rules_0.io_Chan2_in_2_Cmd ;
  assign \rules_0.io_Chan2_out_3_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:116.31-116.65" */ 3'h0 : \rules_0.io_Chan2_in_3_Cmd ;
  assign \rules_0.io_Chan3_out_1_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:120.31-120.65" */ 3'h0 : \rules_0.io_Chan3_in_1_Cmd ;
  assign \rules_0.io_Chan3_out_2_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:122.31-122.65" */ 3'h0 : \rules_0.io_Chan3_in_2_Cmd ;
  assign \rules_0.io_Chan3_out_3_Cmd  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:124.31-124.65" */ 3'h0 : \rules_0.io_Chan3_in_3_Cmd ;
  assign \rules_0.io_InvSet_out_1  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:127.28-127.59" */ 1'h0 : \rules_0.io_InvSet_in_1 ;
  assign \rules_0.io_InvSet_out_2  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:128.28-128.59" */ 1'h0 : \rules_0.io_InvSet_in_2 ;
  assign \rules_0.io_InvSet_out_3  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:129.28-129.59" */ 1'h0 : \rules_0.io_InvSet_in_3 ;
  assign \rules_0.io_ShrSet_out_1  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:131.28-131.59" */ 1'h0 : \rules_0.io_ShrSet_in_1 ;
  assign \rules_0.io_ShrSet_out_2  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:132.28-132.59" */ 1'h0 : \rules_0.io_ShrSet_in_2 ;
  assign \rules_0.io_ShrSet_out_3  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:133.28-133.59" */ 1'h0 : \rules_0.io_ShrSet_in_3 ;
  assign \rules_0.io_ExGntd_out  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:134.26-134.55" */ 1'h0 : \rules_0.io_ExGntd_in ;
  assign \rules_0.io_CurCmd_out  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:135.26-135.55" */ 3'h0 : \rules_0.io_CurCmd_in ;
  assign \rules_0.io_MemData_out  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:137.27-137.57" */ 2'h1 : \rules_0.io_MemData_in ;
  assign \rules_0.io_AuxData_out  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:138.27-138.57" */ 2'h1 : \rules_0.io_AuxData_in ;
  assign \rules_0.io_Cache_out_1_State  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:96.33-96.69" */ 2'h0 : \rules_0.io_Cache_in_1_State ;
  assign \rules_0.io_Cache_out_2_State  = \rules_0.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11469.8-11561.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:98.33-98.69" */ 2'h0 : \rules_0.io_Cache_in_2_State ;
  assign \rules_1.io_Cache_out_1_State  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:235.33-235.69" */ 2'h0 : \rules_1.io_Cache_in_1_State ;
  assign \rules_1.io_Cache_out_2_State  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:237.33-237.69" */ 2'h0 : \rules_1.io_Cache_in_2_State ;
  assign \rules_1.io_Cache_out_3_State  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:239.33-239.69" */ 2'h0 : \rules_1.io_Cache_in_3_State ;
  assign \rules_1.io_Chan1_out_1_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:243.31-243.65" */ 3'h0 : \rules_1.io_Chan1_in_1_Cmd ;
  assign \rules_1.io_Chan1_out_2_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:245.31-245.65" */ 3'h0 : \rules_1.io_Chan1_in_2_Cmd ;
  assign \rules_1.io_Chan1_out_3_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:247.31-247.65" */ 3'h0 : \rules_1.io_Chan1_in_3_Cmd ;
  assign \rules_1.io_Chan2_out_1_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:251.31-251.65" */ 3'h0 : \rules_1.io_Chan2_in_1_Cmd ;
  assign \rules_1.io_Chan2_out_2_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:253.31-253.65" */ 3'h0 : \rules_1.io_Chan2_in_2_Cmd ;
  assign \rules_1.io_Chan2_out_3_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:255.31-255.65" */ 3'h0 : \rules_1.io_Chan2_in_3_Cmd ;
  assign \rules_1.io_Chan3_out_1_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:259.31-259.65" */ 3'h0 : \rules_1.io_Chan3_in_1_Cmd ;
  assign \rules_1.io_Chan3_out_2_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:261.31-261.65" */ 3'h0 : \rules_1.io_Chan3_in_2_Cmd ;
  assign \rules_1.io_Chan3_out_3_Cmd  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:263.31-263.65" */ 3'h0 : \rules_1.io_Chan3_in_3_Cmd ;
  assign \rules_1.io_InvSet_out_1  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:266.28-266.59" */ 1'h0 : \rules_1.io_InvSet_in_1 ;
  assign \rules_1.io_InvSet_out_2  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:267.28-267.59" */ 1'h0 : \rules_1.io_InvSet_in_2 ;
  assign \rules_1.io_InvSet_out_3  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:268.28-268.59" */ 1'h0 : \rules_1.io_InvSet_in_3 ;
  assign \rules_1.io_ShrSet_out_1  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:270.28-270.59" */ 1'h0 : \rules_1.io_ShrSet_in_1 ;
  assign \rules_1.io_ShrSet_out_2  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:271.28-271.59" */ 1'h0 : \rules_1.io_ShrSet_in_2 ;
  assign \rules_1.io_ShrSet_out_3  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:272.28-272.59" */ 1'h0 : \rules_1.io_ShrSet_in_3 ;
  assign \rules_1.io_ExGntd_out  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:273.26-273.55" */ 1'h0 : \rules_1.io_ExGntd_in ;
  assign \rules_1.io_CurCmd_out  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:274.26-274.55" */ 3'h0 : \rules_1.io_CurCmd_in ;
  assign \rules_1.io_MemData_out  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:276.27-276.57" */ 2'h2 : \rules_1.io_MemData_in ;
  assign \rules_1.io_AuxData_out  = \rules_1.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11562.10-11654.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:277.27-277.57" */ 2'h2 : \rules_1.io_AuxData_in ;
  assign _0117_ = _0118_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.23-1498.78" */ _0119_;
  assign _0118_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.23-1498.48" */ \rules_10.io_Chan1_in_3_Cmd ;
  assign _0119_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.51-1498.78" */ \rules_10.io_Cache_in_3_State ;
  assign \rules_10._GEN_0  = _0117_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1498.23-1498.105" */ 3'h1 : \rules_10.io_Chan1_in_3_Cmd ;
  assign \rules_10.io_Chan1_out_3_Cmd  = \rules_10.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12399.14-12491.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1513.31-1513.67" */ \rules_10._GEN_0  : \rules_10.io_Chan1_in_3_Cmd ;
  assign _0120_ = _0121_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.23-1638.110" */ _0124_;
  assign _0121_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.23-1638.48" */ \rules_11.io_Chan1_in_1_Cmd ;
  assign _0122_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.52-1638.79" */ \rules_11.io_Cache_in_1_State ;
  assign _0123_ = \rules_11.io_Cache_in_1_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.82-1638.109" */ 2'h1;
  assign _0124_ = _0122_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.52-1638.109" */ _0123_;
  assign \rules_11._GEN_0  = _0120_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1638.23-1639.22" */ 3'h2 : \rules_11.io_Chan1_in_1_Cmd ;
  assign \rules_11.io_Chan1_out_1_Cmd  = \rules_11.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12492.12-12584.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1650.31-1650.67" */ \rules_11._GEN_0  : \rules_11.io_Chan1_in_1_Cmd ;
  assign _0125_ = _0126_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.23-1779.110" */ _0129_;
  assign _0126_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.23-1779.48" */ \rules_12.io_Chan1_in_2_Cmd ;
  assign _0127_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.52-1779.79" */ \rules_12.io_Cache_in_2_State ;
  assign _0128_ = \rules_12.io_Cache_in_2_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.82-1779.109" */ 2'h1;
  assign _0129_ = _0127_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.52-1779.109" */ _0128_;
  assign \rules_12._GEN_0  = _0125_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1779.23-1780.22" */ 3'h2 : \rules_12.io_Chan1_in_2_Cmd ;
  assign \rules_12.io_Chan1_out_2_Cmd  = \rules_12.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12585.14-12677.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1793.31-1793.67" */ \rules_12._GEN_0  : \rules_12.io_Chan1_in_2_Cmd ;
  assign _0130_ = _0131_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.23-1920.110" */ _0134_;
  assign _0131_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.23-1920.48" */ \rules_13.io_Chan1_in_3_Cmd ;
  assign _0132_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.52-1920.79" */ \rules_13.io_Cache_in_3_State ;
  assign _0133_ = \rules_13.io_Cache_in_3_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.82-1920.109" */ 2'h1;
  assign _0134_ = _0132_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.52-1920.109" */ _0133_;
  assign \rules_13._GEN_0  = _0130_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1920.23-1921.22" */ 3'h2 : \rules_13.io_Chan1_in_3_Cmd ;
  assign \rules_13.io_Chan1_out_3_Cmd  = \rules_13.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12678.14-12770.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1936.31-1936.67" */ \rules_13._GEN_0  : \rules_13.io_Chan1_in_3_Cmd ;
  assign _0135_ = _0141_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.23-2061.71" */ _0142_;
  assign _0136_ = _0143_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.23-2062.71" */ _0144_;
  assign _0137_ = _0145_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.23-2063.71" */ _0146_;
  assign _0138_ = _0147_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.18-2064.66" */ _0148_;
  assign _0139_ = _0149_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.18-2065.66" */ _0150_;
  assign _0140_ = _0151_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.18-2066.66" */ _0152_;
  assign _0141_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.23-2061.43" */ \rules_14.io_CurCmd_in ;
  assign _0142_ = \rules_14.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.46-2061.71" */ 3'h1;
  assign _0143_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.23-2062.43" */ \rules_14.io_CurCmd_in ;
  assign _0144_ = \rules_14.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.46-2062.71" */ 3'h1;
  assign _0145_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.23-2063.43" */ \rules_14.io_CurCmd_in ;
  assign _0146_ = \rules_14.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.46-2063.71" */ 3'h1;
  assign _0147_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.18-2064.38" */ \rules_14.io_CurCmd_in ;
  assign _0148_ = \rules_14.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.41-2064.66" */ 3'h1;
  assign _0149_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.18-2065.38" */ \rules_14.io_CurCmd_in ;
  assign _0150_ = \rules_14.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.41-2065.66" */ 3'h1;
  assign _0151_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.18-2066.38" */ \rules_14.io_CurCmd_in ;
  assign _0152_ = \rules_14.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.41-2066.66" */ 3'h1;
  assign \rules_14._GEN_0  = _0135_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2061.23-2061.93" */ 3'h1 : \rules_14.io_CurCmd_in ;
  assign \rules_14._GEN_1  = _0136_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2062.23-2062.93" */ 2'h1 : \rules_14.io_CurPtr_in ;
  assign \rules_14._GEN_2  = _0137_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2063.23-2063.98" */ 3'h0 : \rules_14.io_Chan1_in_1_Cmd ;
  assign \rules_14._GEN_3  = _0138_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2064.18-2064.100" */ \rules_14.io_ShrSet_in_1  : \rules_14.io_InvSet_in_1 ;
  assign \rules_14._GEN_4  = _0139_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2065.18-2065.100" */ \rules_14.io_ShrSet_in_2  : \rules_14.io_InvSet_in_2 ;
  assign \rules_14._GEN_5  = _0140_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2066.18-2066.100" */ \rules_14.io_ShrSet_in_3  : \rules_14.io_InvSet_in_3 ;
  assign \rules_14.io_Chan1_out_1_Cmd  = \rules_14.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2077.31-2077.67" */ \rules_14._GEN_2  : \rules_14.io_Chan1_in_1_Cmd ;
  assign \rules_14.io_InvSet_out_1  = \rules_14.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2100.28-2100.61" */ \rules_14._GEN_3  : \rules_14.io_InvSet_in_1 ;
  assign \rules_14.io_InvSet_out_2  = \rules_14.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2101.28-2101.61" */ \rules_14._GEN_4  : \rules_14.io_InvSet_in_2 ;
  assign \rules_14.io_InvSet_out_3  = \rules_14.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2102.28-2102.61" */ \rules_14._GEN_5  : \rules_14.io_InvSet_in_3 ;
  assign \rules_14.io_CurCmd_out  = \rules_14.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2108.26-2108.57" */ \rules_14._GEN_0  : \rules_14.io_CurCmd_in ;
  assign \rules_14.io_CurPtr_out  = \rules_14.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12771.12-12863.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2109.26-2109.57" */ \rules_14._GEN_1  : \rules_14.io_CurPtr_in ;
  assign _0153_ = _0159_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.23-2206.71" */ _0160_;
  assign _0154_ = _0161_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.23-2207.71" */ _0162_;
  assign _0155_ = _0163_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.23-2208.71" */ _0164_;
  assign _0156_ = _0165_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.18-2209.66" */ _0166_;
  assign _0157_ = _0167_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.18-2210.66" */ _0168_;
  assign _0158_ = _0169_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.18-2211.66" */ _0170_;
  assign _0159_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.23-2206.43" */ \rules_15.io_CurCmd_in ;
  assign _0160_ = \rules_15.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.46-2206.71" */ 3'h1;
  assign _0161_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.23-2207.43" */ \rules_15.io_CurCmd_in ;
  assign _0162_ = \rules_15.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.46-2207.71" */ 3'h1;
  assign _0163_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.23-2208.43" */ \rules_15.io_CurCmd_in ;
  assign _0164_ = \rules_15.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.46-2208.71" */ 3'h1;
  assign _0165_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.18-2209.38" */ \rules_15.io_CurCmd_in ;
  assign _0166_ = \rules_15.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.41-2209.66" */ 3'h1;
  assign _0167_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.18-2210.38" */ \rules_15.io_CurCmd_in ;
  assign _0168_ = \rules_15.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.41-2210.66" */ 3'h1;
  assign _0169_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.18-2211.38" */ \rules_15.io_CurCmd_in ;
  assign _0170_ = \rules_15.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.41-2211.66" */ 3'h1;
  assign \rules_15._GEN_0  = _0153_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2206.23-2206.93" */ 3'h1 : \rules_15.io_CurCmd_in ;
  assign \rules_15._GEN_1  = _0154_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2207.23-2207.93" */ 2'h2 : \rules_15.io_CurPtr_in ;
  assign \rules_15._GEN_2  = _0155_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2208.23-2208.98" */ 3'h0 : \rules_15.io_Chan1_in_2_Cmd ;
  assign \rules_15._GEN_3  = _0156_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2209.18-2209.100" */ \rules_15.io_ShrSet_in_1  : \rules_15.io_InvSet_in_1 ;
  assign \rules_15._GEN_4  = _0157_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2210.18-2210.100" */ \rules_15.io_ShrSet_in_2  : \rules_15.io_InvSet_in_2 ;
  assign \rules_15._GEN_5  = _0158_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2211.18-2211.100" */ \rules_15.io_ShrSet_in_3  : \rules_15.io_InvSet_in_3 ;
  assign \rules_15.io_Chan1_out_2_Cmd  = \rules_15.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2224.31-2224.67" */ \rules_15._GEN_2  : \rules_15.io_Chan1_in_2_Cmd ;
  assign \rules_15.io_InvSet_out_1  = \rules_15.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2245.28-2245.61" */ \rules_15._GEN_3  : \rules_15.io_InvSet_in_1 ;
  assign \rules_15.io_InvSet_out_2  = \rules_15.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2246.28-2246.61" */ \rules_15._GEN_4  : \rules_15.io_InvSet_in_2 ;
  assign \rules_15.io_InvSet_out_3  = \rules_15.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2247.28-2247.61" */ \rules_15._GEN_5  : \rules_15.io_InvSet_in_3 ;
  assign \rules_15.io_CurCmd_out  = \rules_15.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2253.26-2253.57" */ \rules_15._GEN_0  : \rules_15.io_CurCmd_in ;
  assign \rules_15.io_CurPtr_out  = \rules_15.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12864.14-12956.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2254.26-2254.57" */ \rules_15._GEN_1  : \rules_15.io_CurPtr_in ;
  assign _0171_ = _0177_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.23-2351.71" */ _0178_;
  assign _0172_ = _0179_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.23-2352.71" */ _0180_;
  assign _0173_ = _0181_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.23-2353.71" */ _0182_;
  assign _0174_ = _0183_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.18-2354.66" */ _0184_;
  assign _0175_ = _0185_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.18-2355.66" */ _0186_;
  assign _0176_ = _0187_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.18-2356.66" */ _0188_;
  assign _0177_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.23-2351.43" */ \rules_16.io_CurCmd_in ;
  assign _0178_ = \rules_16.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.46-2351.71" */ 3'h1;
  assign _0179_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.23-2352.43" */ \rules_16.io_CurCmd_in ;
  assign _0180_ = \rules_16.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.46-2352.71" */ 3'h1;
  assign _0181_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.23-2353.43" */ \rules_16.io_CurCmd_in ;
  assign _0182_ = \rules_16.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.46-2353.71" */ 3'h1;
  assign _0183_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.18-2354.38" */ \rules_16.io_CurCmd_in ;
  assign _0184_ = \rules_16.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.41-2354.66" */ 3'h1;
  assign _0185_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.18-2355.38" */ \rules_16.io_CurCmd_in ;
  assign _0186_ = \rules_16.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.41-2355.66" */ 3'h1;
  assign _0187_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.18-2356.38" */ \rules_16.io_CurCmd_in ;
  assign _0188_ = \rules_16.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.41-2356.66" */ 3'h1;
  assign \rules_16._GEN_0  = _0171_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2351.23-2351.93" */ 3'h1 : \rules_16.io_CurCmd_in ;
  assign \rules_16._GEN_1  = _0172_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2352.23-2352.93" */ 2'h3 : \rules_16.io_CurPtr_in ;
  assign \rules_16._GEN_2  = _0173_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2353.23-2353.98" */ 3'h0 : \rules_16.io_Chan1_in_3_Cmd ;
  assign \rules_16._GEN_3  = _0174_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2354.18-2354.100" */ \rules_16.io_ShrSet_in_1  : \rules_16.io_InvSet_in_1 ;
  assign \rules_16._GEN_4  = _0175_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2355.18-2355.100" */ \rules_16.io_ShrSet_in_2  : \rules_16.io_InvSet_in_2 ;
  assign \rules_16._GEN_5  = _0176_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2356.18-2356.100" */ \rules_16.io_ShrSet_in_3  : \rules_16.io_InvSet_in_3 ;
  assign \rules_16.io_Chan1_out_3_Cmd  = \rules_16.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2371.31-2371.67" */ \rules_16._GEN_2  : \rules_16.io_Chan1_in_3_Cmd ;
  assign \rules_16.io_InvSet_out_1  = \rules_16.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2390.28-2390.61" */ \rules_16._GEN_3  : \rules_16.io_InvSet_in_1 ;
  assign \rules_16.io_InvSet_out_2  = \rules_16.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2391.28-2391.61" */ \rules_16._GEN_4  : \rules_16.io_InvSet_in_2 ;
  assign \rules_16.io_InvSet_out_3  = \rules_16.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2392.28-2392.61" */ \rules_16._GEN_5  : \rules_16.io_InvSet_in_3 ;
  assign \rules_16.io_CurCmd_out  = \rules_16.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2398.26-2398.57" */ \rules_16._GEN_0  : \rules_16.io_CurCmd_in ;
  assign \rules_16.io_CurPtr_out  = \rules_16.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12957.14-13049.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2399.26-2399.57" */ \rules_16._GEN_1  : \rules_16.io_CurPtr_in ;
  assign _0189_ = _0195_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.23-2496.71" */ _0196_;
  assign _0190_ = _0197_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.23-2497.71" */ _0198_;
  assign _0191_ = _0199_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.23-2498.71" */ _0200_;
  assign _0192_ = _0201_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.18-2499.66" */ _0202_;
  assign _0193_ = _0203_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.18-2500.66" */ _0204_;
  assign _0194_ = _0205_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.18-2501.66" */ _0206_;
  assign _0195_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.23-2496.43" */ \rules_17.io_CurCmd_in ;
  assign _0196_ = \rules_17.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.46-2496.71" */ 3'h2;
  assign _0197_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.23-2497.43" */ \rules_17.io_CurCmd_in ;
  assign _0198_ = \rules_17.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.46-2497.71" */ 3'h2;
  assign _0199_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.23-2498.43" */ \rules_17.io_CurCmd_in ;
  assign _0200_ = \rules_17.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.46-2498.71" */ 3'h2;
  assign _0201_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.18-2499.38" */ \rules_17.io_CurCmd_in ;
  assign _0202_ = \rules_17.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.41-2499.66" */ 3'h2;
  assign _0203_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.18-2500.38" */ \rules_17.io_CurCmd_in ;
  assign _0204_ = \rules_17.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.41-2500.66" */ 3'h2;
  assign _0205_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.18-2501.38" */ \rules_17.io_CurCmd_in ;
  assign _0206_ = \rules_17.io_Chan1_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.41-2501.66" */ 3'h2;
  assign \rules_17._GEN_0  = _0189_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2496.23-2496.93" */ 3'h2 : \rules_17.io_CurCmd_in ;
  assign \rules_17._GEN_1  = _0190_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2497.23-2497.93" */ 2'h1 : \rules_17.io_CurPtr_in ;
  assign \rules_17._GEN_2  = _0191_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2498.23-2498.98" */ 3'h0 : \rules_17.io_Chan1_in_1_Cmd ;
  assign \rules_17._GEN_3  = _0192_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2499.18-2499.100" */ \rules_17.io_ShrSet_in_1  : \rules_17.io_InvSet_in_1 ;
  assign \rules_17._GEN_4  = _0193_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2500.18-2500.100" */ \rules_17.io_ShrSet_in_2  : \rules_17.io_InvSet_in_2 ;
  assign \rules_17._GEN_5  = _0194_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2501.18-2501.100" */ \rules_17.io_ShrSet_in_3  : \rules_17.io_InvSet_in_3 ;
  assign \rules_17.io_Chan1_out_1_Cmd  = \rules_17.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2512.31-2512.67" */ \rules_17._GEN_2  : \rules_17.io_Chan1_in_1_Cmd ;
  assign \rules_17.io_InvSet_out_1  = \rules_17.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2535.28-2535.61" */ \rules_17._GEN_3  : \rules_17.io_InvSet_in_1 ;
  assign \rules_17.io_InvSet_out_2  = \rules_17.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2536.28-2536.61" */ \rules_17._GEN_4  : \rules_17.io_InvSet_in_2 ;
  assign \rules_17.io_InvSet_out_3  = \rules_17.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2537.28-2537.61" */ \rules_17._GEN_5  : \rules_17.io_InvSet_in_3 ;
  assign \rules_17.io_CurCmd_out  = \rules_17.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2543.26-2543.57" */ \rules_17._GEN_0  : \rules_17.io_CurCmd_in ;
  assign \rules_17.io_CurPtr_out  = \rules_17.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13050.12-13142.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2544.26-2544.57" */ \rules_17._GEN_1  : \rules_17.io_CurPtr_in ;
  assign _0207_ = _0213_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.23-2641.71" */ _0214_;
  assign _0208_ = _0215_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.23-2642.71" */ _0216_;
  assign _0209_ = _0217_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.23-2643.71" */ _0218_;
  assign _0210_ = _0219_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.18-2644.66" */ _0220_;
  assign _0211_ = _0221_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.18-2645.66" */ _0222_;
  assign _0212_ = _0223_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.18-2646.66" */ _0224_;
  assign _0213_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.23-2641.43" */ \rules_18.io_CurCmd_in ;
  assign _0214_ = \rules_18.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.46-2641.71" */ 3'h2;
  assign _0215_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.23-2642.43" */ \rules_18.io_CurCmd_in ;
  assign _0216_ = \rules_18.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.46-2642.71" */ 3'h2;
  assign _0217_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.23-2643.43" */ \rules_18.io_CurCmd_in ;
  assign _0218_ = \rules_18.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.46-2643.71" */ 3'h2;
  assign _0219_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.18-2644.38" */ \rules_18.io_CurCmd_in ;
  assign _0220_ = \rules_18.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.41-2644.66" */ 3'h2;
  assign _0221_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.18-2645.38" */ \rules_18.io_CurCmd_in ;
  assign _0222_ = \rules_18.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.41-2645.66" */ 3'h2;
  assign _0223_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.18-2646.38" */ \rules_18.io_CurCmd_in ;
  assign _0224_ = \rules_18.io_Chan1_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.41-2646.66" */ 3'h2;
  assign \rules_18._GEN_0  = _0207_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2641.23-2641.93" */ 3'h2 : \rules_18.io_CurCmd_in ;
  assign \rules_18._GEN_1  = _0208_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2642.23-2642.93" */ 2'h2 : \rules_18.io_CurPtr_in ;
  assign \rules_18._GEN_2  = _0209_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2643.23-2643.98" */ 3'h0 : \rules_18.io_Chan1_in_2_Cmd ;
  assign \rules_18._GEN_3  = _0210_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2644.18-2644.100" */ \rules_18.io_ShrSet_in_1  : \rules_18.io_InvSet_in_1 ;
  assign \rules_18._GEN_4  = _0211_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2645.18-2645.100" */ \rules_18.io_ShrSet_in_2  : \rules_18.io_InvSet_in_2 ;
  assign \rules_18._GEN_5  = _0212_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2646.18-2646.100" */ \rules_18.io_ShrSet_in_3  : \rules_18.io_InvSet_in_3 ;
  assign \rules_18.io_Chan1_out_2_Cmd  = \rules_18.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2659.31-2659.67" */ \rules_18._GEN_2  : \rules_18.io_Chan1_in_2_Cmd ;
  assign \rules_18.io_InvSet_out_1  = \rules_18.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2680.28-2680.61" */ \rules_18._GEN_3  : \rules_18.io_InvSet_in_1 ;
  assign \rules_18.io_InvSet_out_2  = \rules_18.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2681.28-2681.61" */ \rules_18._GEN_4  : \rules_18.io_InvSet_in_2 ;
  assign \rules_18.io_InvSet_out_3  = \rules_18.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2682.28-2682.61" */ \rules_18._GEN_5  : \rules_18.io_InvSet_in_3 ;
  assign \rules_18.io_CurCmd_out  = \rules_18.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2688.26-2688.57" */ \rules_18._GEN_0  : \rules_18.io_CurCmd_in ;
  assign \rules_18.io_CurPtr_out  = \rules_18.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13143.14-13235.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2689.26-2689.57" */ \rules_18._GEN_1  : \rules_18.io_CurPtr_in ;
  assign _0225_ = _0231_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.23-2786.71" */ _0232_;
  assign _0226_ = _0233_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.23-2787.71" */ _0234_;
  assign _0227_ = _0235_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.23-2788.71" */ _0236_;
  assign _0228_ = _0237_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.18-2789.66" */ _0238_;
  assign _0229_ = _0239_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.18-2790.66" */ _0240_;
  assign _0230_ = _0241_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.18-2791.66" */ _0242_;
  assign _0231_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.23-2786.43" */ \rules_19.io_CurCmd_in ;
  assign _0232_ = \rules_19.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.46-2786.71" */ 3'h2;
  assign _0233_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.23-2787.43" */ \rules_19.io_CurCmd_in ;
  assign _0234_ = \rules_19.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.46-2787.71" */ 3'h2;
  assign _0235_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.23-2788.43" */ \rules_19.io_CurCmd_in ;
  assign _0236_ = \rules_19.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.46-2788.71" */ 3'h2;
  assign _0237_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.18-2789.38" */ \rules_19.io_CurCmd_in ;
  assign _0238_ = \rules_19.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.41-2789.66" */ 3'h2;
  assign _0239_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.18-2790.38" */ \rules_19.io_CurCmd_in ;
  assign _0240_ = \rules_19.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.41-2790.66" */ 3'h2;
  assign _0241_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.18-2791.38" */ \rules_19.io_CurCmd_in ;
  assign _0242_ = \rules_19.io_Chan1_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.41-2791.66" */ 3'h2;
  assign \rules_19._GEN_0  = _0225_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2786.23-2786.93" */ 3'h2 : \rules_19.io_CurCmd_in ;
  assign \rules_19._GEN_1  = _0226_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2787.23-2787.93" */ 2'h3 : \rules_19.io_CurPtr_in ;
  assign \rules_19._GEN_2  = _0227_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2788.23-2788.98" */ 3'h0 : \rules_19.io_Chan1_in_3_Cmd ;
  assign \rules_19._GEN_3  = _0228_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2789.18-2789.100" */ \rules_19.io_ShrSet_in_1  : \rules_19.io_InvSet_in_1 ;
  assign \rules_19._GEN_4  = _0229_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2790.18-2790.100" */ \rules_19.io_ShrSet_in_2  : \rules_19.io_InvSet_in_2 ;
  assign \rules_19._GEN_5  = _0230_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2791.18-2791.100" */ \rules_19.io_ShrSet_in_3  : \rules_19.io_InvSet_in_3 ;
  assign \rules_19.io_Chan1_out_3_Cmd  = \rules_19.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2806.31-2806.67" */ \rules_19._GEN_2  : \rules_19.io_Chan1_in_3_Cmd ;
  assign \rules_19.io_InvSet_out_1  = \rules_19.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2825.28-2825.61" */ \rules_19._GEN_3  : \rules_19.io_InvSet_in_1 ;
  assign \rules_19.io_InvSet_out_2  = \rules_19.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2826.28-2826.61" */ \rules_19._GEN_4  : \rules_19.io_InvSet_in_2 ;
  assign \rules_19.io_InvSet_out_3  = \rules_19.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2827.28-2827.61" */ \rules_19._GEN_5  : \rules_19.io_InvSet_in_3 ;
  assign \rules_19.io_CurCmd_out  = \rules_19.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2833.26-2833.57" */ \rules_19._GEN_0  : \rules_19.io_CurCmd_in ;
  assign \rules_19.io_CurPtr_out  = \rules_19.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13236.14-13328.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2834.26-2834.57" */ \rules_19._GEN_1  : \rules_19.io_CurPtr_in ;
  assign _0243_ = \rules_2.io_Cache_in_1_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:372.23-372.50" */ 2'h2;
  assign _0244_ = \rules_2.io_Cache_in_1_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:373.23-373.50" */ 2'h2;
  assign \rules_2._GEN_0  = _0243_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:372.23-372.78" */ 2'h1 : \rules_2.io_Cache_in_1_Data ;
  assign \rules_2._GEN_1  = _0244_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:373.23-373.73" */ 2'h1 : \rules_2.io_AuxData_in ;
  assign \rules_2.io_Cache_out_1_Data  = \rules_2.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:377.32-377.69" */ \rules_2._GEN_0  : \rules_2.io_Cache_in_1_Data ;
  assign \rules_2.io_AuxData_out  = \rules_2.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11655.9-11747.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:418.27-418.59" */ \rules_2._GEN_1  : \rules_2.io_AuxData_in ;
  assign _0245_ = _0253_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.93-2932.17" */ \rules_20.io_ExGntd_in ;
  assign _0246_ = \rules_20.io_InvSet_in_1  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.52-2932.18" */ _0257_;
  assign _0247_ = _0251_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.23-2932.19" */ _0246_;
  assign _0248_ = _0256_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.88-2934.17" */ \rules_20.io_ExGntd_in ;
  assign _0249_ = \rules_20.io_InvSet_in_1  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.47-2934.18" */ _0258_;
  assign _0250_ = _0254_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.18-2934.19" */ _0249_;
  assign _0251_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.23-2931.48" */ \rules_20.io_Chan2_in_1_Cmd ;
  assign _0252_ = \rules_20.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.70-2931.90" */ 3'h2;
  assign _0253_ = \rules_20.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.93-2931.113" */ 3'h1;
  assign _0254_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.18-2933.43" */ \rules_20.io_Chan2_in_1_Cmd ;
  assign _0255_ = \rules_20.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.65-2933.85" */ 3'h2;
  assign _0256_ = \rules_20.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.88-2933.108" */ 3'h1;
  assign _0257_ = _0252_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.70-2932.17" */ _0245_;
  assign _0258_ = _0255_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.65-2934.17" */ _0248_;
  assign \rules_20._GEN_0  = _0247_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2931.23-2932.46" */ 3'h3 : \rules_20.io_Chan2_in_1_Cmd ;
  assign \rules_20._GEN_1  = _0250_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2933.18-2934.43" */ 1'h0 : \rules_20.io_InvSet_in_1 ;
  assign \rules_20.io_Chan2_out_1_Cmd  = \rules_20.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2953.31-2953.67" */ \rules_20._GEN_0  : \rules_20.io_Chan2_in_1_Cmd ;
  assign \rules_20.io_InvSet_out_1  = \rules_20.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13329.11-13421.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:2968.28-2968.61" */ \rules_20._GEN_1  : \rules_20.io_InvSet_in_1 ;
  assign _0259_ = _0267_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.93-3075.17" */ \rules_21.io_ExGntd_in ;
  assign _0260_ = \rules_21.io_InvSet_in_2  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.52-3075.18" */ _0271_;
  assign _0261_ = _0265_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.23-3075.19" */ _0260_;
  assign _0262_ = _0270_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.88-3077.17" */ \rules_21.io_ExGntd_in ;
  assign _0263_ = \rules_21.io_InvSet_in_2  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.47-3077.18" */ _0272_;
  assign _0264_ = _0268_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.18-3077.19" */ _0263_;
  assign _0265_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.23-3074.48" */ \rules_21.io_Chan2_in_2_Cmd ;
  assign _0266_ = \rules_21.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.70-3074.90" */ 3'h2;
  assign _0267_ = \rules_21.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.93-3074.113" */ 3'h1;
  assign _0268_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.18-3076.43" */ \rules_21.io_Chan2_in_2_Cmd ;
  assign _0269_ = \rules_21.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.65-3076.85" */ 3'h2;
  assign _0270_ = \rules_21.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.88-3076.108" */ 3'h1;
  assign _0271_ = _0266_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.70-3075.17" */ _0259_;
  assign _0272_ = _0269_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.65-3077.17" */ _0262_;
  assign \rules_21._GEN_0  = _0261_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3074.23-3075.46" */ 3'h3 : \rules_21.io_Chan2_in_2_Cmd ;
  assign \rules_21._GEN_1  = _0264_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3076.18-3077.43" */ 1'h0 : \rules_21.io_InvSet_in_2 ;
  assign \rules_21.io_Chan2_out_2_Cmd  = \rules_21.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3098.31-3098.67" */ \rules_21._GEN_0  : \rules_21.io_Chan2_in_2_Cmd ;
  assign \rules_21.io_InvSet_out_2  = \rules_21.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13422.13-13514.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3112.28-3112.61" */ \rules_21._GEN_1  : \rules_21.io_InvSet_in_2 ;
  assign _0273_ = _0281_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.93-3218.17" */ \rules_22.io_ExGntd_in ;
  assign _0274_ = \rules_22.io_InvSet_in_3  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.52-3218.18" */ _0285_;
  assign _0275_ = _0279_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.23-3218.19" */ _0274_;
  assign _0276_ = _0284_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.88-3220.17" */ \rules_22.io_ExGntd_in ;
  assign _0277_ = \rules_22.io_InvSet_in_3  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.47-3220.18" */ _0286_;
  assign _0278_ = _0282_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.18-3220.19" */ _0277_;
  assign _0279_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.23-3217.48" */ \rules_22.io_Chan2_in_3_Cmd ;
  assign _0280_ = \rules_22.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.70-3217.90" */ 3'h2;
  assign _0281_ = \rules_22.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.93-3217.113" */ 3'h1;
  assign _0282_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.18-3219.43" */ \rules_22.io_Chan2_in_3_Cmd ;
  assign _0283_ = \rules_22.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.65-3219.85" */ 3'h2;
  assign _0284_ = \rules_22.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.88-3219.108" */ 3'h1;
  assign _0285_ = _0280_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.70-3218.17" */ _0273_;
  assign _0286_ = _0283_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.65-3220.17" */ _0276_;
  assign \rules_22._GEN_0  = _0275_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3217.23-3218.46" */ 3'h3 : \rules_22.io_Chan2_in_3_Cmd ;
  assign \rules_22._GEN_1  = _0278_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3219.18-3220.43" */ 1'h0 : \rules_22.io_InvSet_in_3 ;
  assign \rules_22.io_Chan2_out_3_Cmd  = \rules_22.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3243.31-3243.67" */ \rules_22._GEN_0  : \rules_22.io_Chan2_in_3_Cmd ;
  assign \rules_22.io_InvSet_out_3  = \rules_22.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13515.13-13607.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3256.28-3256.61" */ \rules_22._GEN_1  : \rules_22.io_InvSet_in_3 ;
  assign _0287_ = _0301_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.71-3360.112" */ _0311_;
  assign _0288_ = _0300_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.47-3360.113" */ _0287_;
  assign _0289_ = _0299_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.23-3360.114" */ _0288_;
  assign _0290_ = _0304_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.71-3362.112" */ _0312_;
  assign _0291_ = _0303_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.47-3362.113" */ _0290_;
  assign _0292_ = _0302_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.23-3362.114" */ _0291_;
  assign _0293_ = _0307_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.66-3364.107" */ _0313_;
  assign _0294_ = _0306_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.42-3364.108" */ _0293_;
  assign _0295_ = _0305_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.18-3364.109" */ _0294_;
  assign _0296_ = _0310_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.71-3366.112" */ _0314_;
  assign _0297_ = _0309_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.47-3366.113" */ _0296_;
  assign _0298_ = _0308_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.23-3366.114" */ _0297_;
  assign _0299_ = \rules_23.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.23-3360.43" */ 3'h1;
  assign _0300_ = \rules_23.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.47-3360.67" */ 2'h1;
  assign _0301_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.71-3360.96" */ \rules_23.io_Chan2_in_1_Cmd ;
  assign _0302_ = \rules_23.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.23-3362.43" */ 3'h1;
  assign _0303_ = \rules_23.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.47-3362.67" */ 2'h1;
  assign _0304_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.71-3362.96" */ \rules_23.io_Chan2_in_1_Cmd ;
  assign _0305_ = \rules_23.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.18-3364.38" */ 3'h1;
  assign _0306_ = \rules_23.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.42-3364.62" */ 2'h1;
  assign _0307_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.66-3364.91" */ \rules_23.io_Chan2_in_1_Cmd ;
  assign _0308_ = \rules_23.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.23-3366.43" */ 3'h1;
  assign _0309_ = \rules_23.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.47-3366.67" */ 2'h1;
  assign _0310_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.71-3366.96" */ \rules_23.io_Chan2_in_1_Cmd ;
  assign _0311_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.99-3360.112" */ \rules_23.io_ExGntd_in ;
  assign _0312_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.99-3362.112" */ \rules_23.io_ExGntd_in ;
  assign _0313_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.94-3364.107" */ \rules_23.io_ExGntd_in ;
  assign _0314_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.99-3366.112" */ \rules_23.io_ExGntd_in ;
  assign \rules_23._GEN_2  = _0295_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3364.18-3365.19" */ \rules_23.io_ShrSet_in_1 ;
  assign \rules_23._GEN_0  = _0289_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3360.23-3361.25" */ 3'h5 : \rules_23.io_Chan2_in_1_Cmd ;
  assign \rules_23._GEN_1  = _0292_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3362.23-3363.39" */ \rules_23.io_MemData_in  : \rules_23.io_Chan2_in_1_Data ;
  assign \rules_23._GEN_3  = _0298_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3366.23-3367.20" */ 3'h0 : \rules_23.io_CurCmd_in ;
  assign \rules_23.io_Chan2_out_1_Cmd  = \rules_23.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3386.31-3386.67" */ \rules_23._GEN_0  : \rules_23.io_Chan2_in_1_Cmd ;
  assign \rules_23.io_Chan2_out_1_Data  = \rules_23.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3387.32-3387.69" */ \rules_23._GEN_1  : \rules_23.io_Chan2_in_1_Data ;
  assign \rules_23.io_ShrSet_out_1  = \rules_23.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3405.28-3405.61" */ \rules_23._GEN_2  : \rules_23.io_ShrSet_in_1 ;
  assign \rules_23.io_CurCmd_out  = \rules_23.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13608.12-13700.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3409.26-3409.57" */ \rules_23._GEN_3  : \rules_23.io_CurCmd_in ;
  assign _0315_ = _0329_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.71-3507.112" */ _0339_;
  assign _0316_ = _0328_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.47-3507.113" */ _0315_;
  assign _0317_ = _0327_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.23-3507.114" */ _0316_;
  assign _0318_ = _0332_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.71-3509.112" */ _0340_;
  assign _0319_ = _0331_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.47-3509.113" */ _0318_;
  assign _0320_ = _0330_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.23-3509.114" */ _0319_;
  assign _0321_ = _0335_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.66-3511.107" */ _0341_;
  assign _0322_ = _0334_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.42-3511.108" */ _0321_;
  assign _0323_ = _0333_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.18-3511.109" */ _0322_;
  assign _0324_ = _0338_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.71-3513.112" */ _0342_;
  assign _0325_ = _0337_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.47-3513.113" */ _0324_;
  assign _0326_ = _0336_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.23-3513.114" */ _0325_;
  assign _0327_ = \rules_24.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.23-3507.43" */ 3'h1;
  assign _0328_ = \rules_24.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.47-3507.67" */ 2'h2;
  assign _0329_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.71-3507.96" */ \rules_24.io_Chan2_in_2_Cmd ;
  assign _0330_ = \rules_24.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.23-3509.43" */ 3'h1;
  assign _0331_ = \rules_24.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.47-3509.67" */ 2'h2;
  assign _0332_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.71-3509.96" */ \rules_24.io_Chan2_in_2_Cmd ;
  assign _0333_ = \rules_24.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.18-3511.38" */ 3'h1;
  assign _0334_ = \rules_24.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.42-3511.62" */ 2'h2;
  assign _0335_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.66-3511.91" */ \rules_24.io_Chan2_in_2_Cmd ;
  assign _0336_ = \rules_24.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.23-3513.43" */ 3'h1;
  assign _0337_ = \rules_24.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.47-3513.67" */ 2'h2;
  assign _0338_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.71-3513.96" */ \rules_24.io_Chan2_in_2_Cmd ;
  assign _0339_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.99-3507.112" */ \rules_24.io_ExGntd_in ;
  assign _0340_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.99-3509.112" */ \rules_24.io_ExGntd_in ;
  assign _0341_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.94-3511.107" */ \rules_24.io_ExGntd_in ;
  assign _0342_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.99-3513.112" */ \rules_24.io_ExGntd_in ;
  assign \rules_24._GEN_2  = _0323_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3511.18-3512.19" */ \rules_24.io_ShrSet_in_2 ;
  assign \rules_24._GEN_0  = _0317_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3507.23-3508.25" */ 3'h5 : \rules_24.io_Chan2_in_2_Cmd ;
  assign \rules_24._GEN_1  = _0320_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3509.23-3510.39" */ \rules_24.io_MemData_in  : \rules_24.io_Chan2_in_2_Data ;
  assign \rules_24._GEN_3  = _0326_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3513.23-3514.20" */ 3'h0 : \rules_24.io_CurCmd_in ;
  assign \rules_24.io_Chan2_out_2_Cmd  = \rules_24.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3535.31-3535.67" */ \rules_24._GEN_0  : \rules_24.io_Chan2_in_2_Cmd ;
  assign \rules_24.io_Chan2_out_2_Data  = \rules_24.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3536.32-3536.69" */ \rules_24._GEN_1  : \rules_24.io_Chan2_in_2_Data ;
  assign \rules_24.io_ShrSet_out_2  = \rules_24.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3553.28-3553.61" */ \rules_24._GEN_2  : \rules_24.io_ShrSet_in_2 ;
  assign \rules_24.io_CurCmd_out  = \rules_24.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13701.14-13793.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3556.26-3556.57" */ \rules_24._GEN_3  : \rules_24.io_CurCmd_in ;
  assign _0343_ = _0357_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.71-3654.112" */ _0367_;
  assign _0344_ = _0356_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.47-3654.113" */ _0343_;
  assign _0345_ = _0355_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.23-3654.114" */ _0344_;
  assign _0346_ = _0360_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.71-3656.112" */ _0368_;
  assign _0347_ = _0359_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.47-3656.113" */ _0346_;
  assign _0348_ = _0358_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.23-3656.114" */ _0347_;
  assign _0349_ = _0363_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.66-3658.107" */ _0369_;
  assign _0350_ = _0362_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.42-3658.108" */ _0349_;
  assign _0351_ = _0361_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.18-3658.109" */ _0350_;
  assign _0352_ = _0366_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.71-3660.112" */ _0370_;
  assign _0353_ = _0365_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.47-3660.113" */ _0352_;
  assign _0354_ = _0364_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.23-3660.114" */ _0353_;
  assign _0355_ = \rules_25.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.23-3654.43" */ 3'h1;
  assign _0356_ = \rules_25.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.47-3654.67" */ 2'h3;
  assign _0357_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.71-3654.96" */ \rules_25.io_Chan2_in_3_Cmd ;
  assign _0358_ = \rules_25.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.23-3656.43" */ 3'h1;
  assign _0359_ = \rules_25.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.47-3656.67" */ 2'h3;
  assign _0360_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.71-3656.96" */ \rules_25.io_Chan2_in_3_Cmd ;
  assign _0361_ = \rules_25.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.18-3658.38" */ 3'h1;
  assign _0362_ = \rules_25.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.42-3658.62" */ 2'h3;
  assign _0363_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.66-3658.91" */ \rules_25.io_Chan2_in_3_Cmd ;
  assign _0364_ = \rules_25.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.23-3660.43" */ 3'h1;
  assign _0365_ = \rules_25.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.47-3660.67" */ 2'h3;
  assign _0366_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.71-3660.96" */ \rules_25.io_Chan2_in_3_Cmd ;
  assign _0367_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.99-3654.112" */ \rules_25.io_ExGntd_in ;
  assign _0368_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.99-3656.112" */ \rules_25.io_ExGntd_in ;
  assign _0369_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.94-3658.107" */ \rules_25.io_ExGntd_in ;
  assign _0370_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.99-3660.112" */ \rules_25.io_ExGntd_in ;
  assign \rules_25._GEN_2  = _0351_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3658.18-3659.19" */ \rules_25.io_ShrSet_in_3 ;
  assign \rules_25._GEN_0  = _0345_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3654.23-3655.25" */ 3'h5 : \rules_25.io_Chan2_in_3_Cmd ;
  assign \rules_25._GEN_1  = _0348_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3656.23-3657.39" */ \rules_25.io_MemData_in  : \rules_25.io_Chan2_in_3_Data ;
  assign \rules_25._GEN_3  = _0354_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3660.23-3661.20" */ 3'h0 : \rules_25.io_CurCmd_in ;
  assign \rules_25.io_Chan2_out_3_Cmd  = \rules_25.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3684.31-3684.67" */ \rules_25._GEN_0  : \rules_25.io_Chan2_in_3_Cmd ;
  assign \rules_25.io_Chan2_out_3_Data  = \rules_25.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3685.32-3685.69" */ \rules_25._GEN_1  : \rules_25.io_Chan2_in_3_Data ;
  assign \rules_25.io_ShrSet_out_3  = \rules_25.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3701.28-3701.61" */ \rules_25._GEN_2  : \rules_25.io_ShrSet_in_3 ;
  assign \rules_25.io_CurCmd_out  = \rules_25.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13794.14-13886.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3703.26-3703.57" */ \rules_25._GEN_3  : \rules_25.io_CurCmd_in ;
  assign \rules_26.v_1  = \rules_26.v_0  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3803.15-3803.27" */ \rules_26._v_1_T ;
  assign \rules_26.v_2  = \rules_26.v_1  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3805.15-3805.27" */ \rules_26._v_2_T ;
  assign _0371_ = _0406_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.100-3806.119" */ \rules_26.v_2 ;
  assign _0372_ = _0393_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.71-3806.120" */ _0371_;
  assign _0373_ = _0392_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.47-3806.121" */ _0372_;
  assign _0374_ = _0391_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.23-3807.6" */ _0373_;
  assign _0375_ = _0407_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.100-3808.119" */ \rules_26.v_2 ;
  assign _0376_ = _0396_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.71-3808.120" */ _0375_;
  assign _0377_ = _0395_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.47-3808.121" */ _0376_;
  assign _0378_ = _0394_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.23-3809.6" */ _0377_;
  assign _0379_ = _0408_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.95-3810.114" */ \rules_26.v_2 ;
  assign _0380_ = _0399_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.66-3810.115" */ _0379_;
  assign _0381_ = _0398_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.42-3810.116" */ _0380_;
  assign _0382_ = _0397_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.18-3810.117" */ _0381_;
  assign _0383_ = _0409_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.95-3812.114" */ \rules_26.v_2 ;
  assign _0384_ = _0402_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.66-3812.115" */ _0383_;
  assign _0385_ = _0401_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.42-3812.116" */ _0384_;
  assign _0386_ = _0400_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.18-3812.117" */ _0385_;
  assign _0387_ = _0410_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.100-3814.119" */ \rules_26.v_2 ;
  assign _0388_ = _0405_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.71-3814.120" */ _0387_;
  assign _0389_ = _0404_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.47-3814.121" */ _0388_;
  assign _0390_ = _0403_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.23-3815.6" */ _0389_;
  assign _0391_ = \rules_26.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.23-3806.43" */ 3'h2;
  assign _0392_ = \rules_26.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.47-3806.67" */ 2'h1;
  assign _0393_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.71-3806.96" */ \rules_26.io_Chan2_in_1_Cmd ;
  assign _0394_ = \rules_26.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.23-3808.43" */ 3'h2;
  assign _0395_ = \rules_26.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.47-3808.67" */ 2'h1;
  assign _0396_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.71-3808.96" */ \rules_26.io_Chan2_in_1_Cmd ;
  assign _0397_ = \rules_26.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.18-3810.38" */ 3'h2;
  assign _0398_ = \rules_26.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.42-3810.62" */ 2'h1;
  assign _0399_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.66-3810.91" */ \rules_26.io_Chan2_in_1_Cmd ;
  assign _0400_ = \rules_26.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.18-3812.38" */ 3'h2;
  assign _0401_ = \rules_26.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.42-3812.62" */ 2'h1;
  assign _0402_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.66-3812.91" */ \rules_26.io_Chan2_in_1_Cmd ;
  assign _0403_ = \rules_26.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.23-3814.43" */ 3'h2;
  assign _0404_ = \rules_26.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.47-3814.67" */ 2'h1;
  assign _0405_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.71-3814.96" */ \rules_26.io_Chan2_in_1_Cmd ;
  assign \rules_26.v_0  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3801.15-3801.30" */ \rules_26.io_ShrSet_in_1 ;
  assign \rules_26._v_1_T  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3802.18-3802.33" */ \rules_26.io_ShrSet_in_2 ;
  assign \rules_26._v_2_T  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3804.18-3804.33" */ \rules_26.io_ShrSet_in_3 ;
  assign _0406_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.100-3806.113" */ \rules_26.io_ExGntd_in ;
  assign _0407_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.100-3808.113" */ \rules_26.io_ExGntd_in ;
  assign _0408_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.95-3810.108" */ \rules_26.io_ExGntd_in ;
  assign _0409_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.95-3812.108" */ \rules_26.io_ExGntd_in ;
  assign _0410_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.100-3814.113" */ \rules_26.io_ExGntd_in ;
  assign \rules_26._GEN_2  = _0382_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3810.18-3811.19" */ \rules_26.io_ShrSet_in_1 ;
  assign \rules_26._GEN_3  = _0386_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3812.18-3813.17" */ \rules_26.io_ExGntd_in ;
  assign \rules_26._GEN_0  = _0374_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3806.23-3807.33" */ 3'h6 : \rules_26.io_Chan2_in_1_Cmd ;
  assign \rules_26._GEN_1  = _0378_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3808.23-3809.43" */ \rules_26.io_MemData_in  : \rules_26.io_Chan2_in_1_Data ;
  assign \rules_26._GEN_4  = _0390_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3814.23-3815.28" */ 3'h0 : \rules_26.io_CurCmd_in ;
  assign \rules_26.io_Chan2_out_1_Cmd  = \rules_26.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3834.31-3834.67" */ \rules_26._GEN_0  : \rules_26.io_Chan2_in_1_Cmd ;
  assign \rules_26.io_Chan2_out_1_Data  = \rules_26.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3835.32-3835.69" */ \rules_26._GEN_1  : \rules_26.io_Chan2_in_1_Data ;
  assign \rules_26.io_ShrSet_out_1  = \rules_26.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3853.28-3853.61" */ \rules_26._GEN_2  : \rules_26.io_ShrSet_in_1 ;
  assign \rules_26.io_ExGntd_out  = \rules_26.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3856.26-3856.57" */ \rules_26._GEN_3  : \rules_26.io_ExGntd_in ;
  assign \rules_26.io_CurCmd_out  = \rules_26.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13887.12-13979.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3857.26-3857.57" */ \rules_26._GEN_4  : \rules_26.io_CurCmd_in ;
  assign \rules_27.v_1  = \rules_27.v_0  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3957.15-3957.27" */ \rules_27._v_1_T ;
  assign \rules_27.v_2  = \rules_27.v_1  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3959.15-3959.27" */ \rules_27._v_2_T ;
  assign _0411_ = _0446_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.100-3960.119" */ \rules_27.v_2 ;
  assign _0412_ = _0433_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.71-3960.120" */ _0411_;
  assign _0413_ = _0432_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.47-3960.121" */ _0412_;
  assign _0414_ = _0431_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.23-3961.6" */ _0413_;
  assign _0415_ = _0447_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.100-3962.119" */ \rules_27.v_2 ;
  assign _0416_ = _0436_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.71-3962.120" */ _0415_;
  assign _0417_ = _0435_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.47-3962.121" */ _0416_;
  assign _0418_ = _0434_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.23-3963.6" */ _0417_;
  assign _0419_ = _0448_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.95-3964.114" */ \rules_27.v_2 ;
  assign _0420_ = _0439_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.66-3964.115" */ _0419_;
  assign _0421_ = _0438_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.42-3964.116" */ _0420_;
  assign _0422_ = _0437_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.18-3964.117" */ _0421_;
  assign _0423_ = _0449_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.95-3966.114" */ \rules_27.v_2 ;
  assign _0424_ = _0442_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.66-3966.115" */ _0423_;
  assign _0425_ = _0441_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.42-3966.116" */ _0424_;
  assign _0426_ = _0440_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.18-3966.117" */ _0425_;
  assign _0427_ = _0450_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.100-3968.119" */ \rules_27.v_2 ;
  assign _0428_ = _0445_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.71-3968.120" */ _0427_;
  assign _0429_ = _0444_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.47-3968.121" */ _0428_;
  assign _0430_ = _0443_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.23-3969.6" */ _0429_;
  assign _0431_ = \rules_27.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.23-3960.43" */ 3'h2;
  assign _0432_ = \rules_27.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.47-3960.67" */ 2'h2;
  assign _0433_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.71-3960.96" */ \rules_27.io_Chan2_in_2_Cmd ;
  assign _0434_ = \rules_27.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.23-3962.43" */ 3'h2;
  assign _0435_ = \rules_27.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.47-3962.67" */ 2'h2;
  assign _0436_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.71-3962.96" */ \rules_27.io_Chan2_in_2_Cmd ;
  assign _0437_ = \rules_27.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.18-3964.38" */ 3'h2;
  assign _0438_ = \rules_27.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.42-3964.62" */ 2'h2;
  assign _0439_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.66-3964.91" */ \rules_27.io_Chan2_in_2_Cmd ;
  assign _0440_ = \rules_27.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.18-3966.38" */ 3'h2;
  assign _0441_ = \rules_27.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.42-3966.62" */ 2'h2;
  assign _0442_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.66-3966.91" */ \rules_27.io_Chan2_in_2_Cmd ;
  assign _0443_ = \rules_27.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.23-3968.43" */ 3'h2;
  assign _0444_ = \rules_27.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.47-3968.67" */ 2'h2;
  assign _0445_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.71-3968.96" */ \rules_27.io_Chan2_in_2_Cmd ;
  assign \rules_27.v_0  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3955.15-3955.30" */ \rules_27.io_ShrSet_in_1 ;
  assign \rules_27._v_1_T  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3956.18-3956.33" */ \rules_27.io_ShrSet_in_2 ;
  assign \rules_27._v_2_T  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3958.18-3958.33" */ \rules_27.io_ShrSet_in_3 ;
  assign _0446_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.100-3960.113" */ \rules_27.io_ExGntd_in ;
  assign _0447_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.100-3962.113" */ \rules_27.io_ExGntd_in ;
  assign _0448_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.95-3964.108" */ \rules_27.io_ExGntd_in ;
  assign _0449_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.95-3966.108" */ \rules_27.io_ExGntd_in ;
  assign _0450_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.100-3968.113" */ \rules_27.io_ExGntd_in ;
  assign \rules_27._GEN_2  = _0422_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3964.18-3965.19" */ \rules_27.io_ShrSet_in_2 ;
  assign \rules_27._GEN_3  = _0426_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3966.18-3967.17" */ \rules_27.io_ExGntd_in ;
  assign \rules_27._GEN_0  = _0414_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3960.23-3961.33" */ 3'h6 : \rules_27.io_Chan2_in_2_Cmd ;
  assign \rules_27._GEN_1  = _0418_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3962.23-3963.43" */ \rules_27.io_MemData_in  : \rules_27.io_Chan2_in_2_Data ;
  assign \rules_27._GEN_4  = _0430_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3968.23-3969.28" */ 3'h0 : \rules_27.io_CurCmd_in ;
  assign \rules_27.io_Chan2_out_2_Cmd  = \rules_27.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3990.31-3990.67" */ \rules_27._GEN_0  : \rules_27.io_Chan2_in_2_Cmd ;
  assign \rules_27.io_Chan2_out_2_Data  = \rules_27.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:3991.32-3991.69" */ \rules_27._GEN_1  : \rules_27.io_Chan2_in_2_Data ;
  assign \rules_27.io_ShrSet_out_2  = \rules_27.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4008.28-4008.61" */ \rules_27._GEN_2  : \rules_27.io_ShrSet_in_2 ;
  assign \rules_27.io_ExGntd_out  = \rules_27.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4010.26-4010.57" */ \rules_27._GEN_3  : \rules_27.io_ExGntd_in ;
  assign \rules_27.io_CurCmd_out  = \rules_27.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:13980.14-14072.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4011.26-4011.57" */ \rules_27._GEN_4  : \rules_27.io_CurCmd_in ;
  assign \rules_28.v_1  = \rules_28.v_0  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4111.15-4111.27" */ \rules_28._v_1_T ;
  assign \rules_28.v_2  = \rules_28.v_1  & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4113.15-4113.27" */ \rules_28._v_2_T ;
  assign _0451_ = _0486_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.100-4114.119" */ \rules_28.v_2 ;
  assign _0452_ = _0473_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.71-4114.120" */ _0451_;
  assign _0453_ = _0472_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.47-4114.121" */ _0452_;
  assign _0454_ = _0471_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.23-4115.6" */ _0453_;
  assign _0455_ = _0487_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.100-4116.119" */ \rules_28.v_2 ;
  assign _0456_ = _0476_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.71-4116.120" */ _0455_;
  assign _0457_ = _0475_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.47-4116.121" */ _0456_;
  assign _0458_ = _0474_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.23-4117.6" */ _0457_;
  assign _0459_ = _0488_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.95-4118.114" */ \rules_28.v_2 ;
  assign _0460_ = _0479_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.66-4118.115" */ _0459_;
  assign _0461_ = _0478_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.42-4118.116" */ _0460_;
  assign _0462_ = _0477_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.18-4118.117" */ _0461_;
  assign _0463_ = _0489_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.95-4120.114" */ \rules_28.v_2 ;
  assign _0464_ = _0482_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.66-4120.115" */ _0463_;
  assign _0465_ = _0481_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.42-4120.116" */ _0464_;
  assign _0466_ = _0480_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.18-4120.117" */ _0465_;
  assign _0467_ = _0490_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.100-4122.119" */ \rules_28.v_2 ;
  assign _0468_ = _0485_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.71-4122.120" */ _0467_;
  assign _0469_ = _0484_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.47-4122.121" */ _0468_;
  assign _0470_ = _0483_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.23-4123.6" */ _0469_;
  assign _0471_ = \rules_28.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.23-4114.43" */ 3'h2;
  assign _0472_ = \rules_28.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.47-4114.67" */ 2'h3;
  assign _0473_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.71-4114.96" */ \rules_28.io_Chan2_in_3_Cmd ;
  assign _0474_ = \rules_28.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.23-4116.43" */ 3'h2;
  assign _0475_ = \rules_28.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.47-4116.67" */ 2'h3;
  assign _0476_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.71-4116.96" */ \rules_28.io_Chan2_in_3_Cmd ;
  assign _0477_ = \rules_28.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.18-4118.38" */ 3'h2;
  assign _0478_ = \rules_28.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.42-4118.62" */ 2'h3;
  assign _0479_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.66-4118.91" */ \rules_28.io_Chan2_in_3_Cmd ;
  assign _0480_ = \rules_28.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.18-4120.38" */ 3'h2;
  assign _0481_ = \rules_28.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.42-4120.62" */ 2'h3;
  assign _0482_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.66-4120.91" */ \rules_28.io_Chan2_in_3_Cmd ;
  assign _0483_ = \rules_28.io_CurCmd_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.23-4122.43" */ 3'h2;
  assign _0484_ = \rules_28.io_CurPtr_in  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.47-4122.67" */ 2'h3;
  assign _0485_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.71-4122.96" */ \rules_28.io_Chan2_in_3_Cmd ;
  assign \rules_28.v_0  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4109.15-4109.30" */ \rules_28.io_ShrSet_in_1 ;
  assign \rules_28._v_1_T  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4110.18-4110.33" */ \rules_28.io_ShrSet_in_2 ;
  assign \rules_28._v_2_T  = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4112.18-4112.33" */ \rules_28.io_ShrSet_in_3 ;
  assign _0486_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.100-4114.113" */ \rules_28.io_ExGntd_in ;
  assign _0487_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.100-4116.113" */ \rules_28.io_ExGntd_in ;
  assign _0488_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.95-4118.108" */ \rules_28.io_ExGntd_in ;
  assign _0489_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.95-4120.108" */ \rules_28.io_ExGntd_in ;
  assign _0490_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.100-4122.113" */ \rules_28.io_ExGntd_in ;
  assign \rules_28._GEN_2  = _0462_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4118.18-4119.19" */ \rules_28.io_ShrSet_in_3 ;
  assign \rules_28._GEN_3  = _0466_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4120.18-4121.17" */ \rules_28.io_ExGntd_in ;
  assign \rules_28._GEN_0  = _0454_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4114.23-4115.33" */ 3'h6 : \rules_28.io_Chan2_in_3_Cmd ;
  assign \rules_28._GEN_1  = _0458_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4116.23-4117.43" */ \rules_28.io_MemData_in  : \rules_28.io_Chan2_in_3_Data ;
  assign \rules_28._GEN_4  = _0470_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4122.23-4123.28" */ 3'h0 : \rules_28.io_CurCmd_in ;
  assign \rules_28.io_Chan2_out_3_Cmd  = \rules_28.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4146.31-4146.67" */ \rules_28._GEN_0  : \rules_28.io_Chan2_in_3_Cmd ;
  assign \rules_28.io_Chan2_out_3_Data  = \rules_28.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4147.32-4147.69" */ \rules_28._GEN_1  : \rules_28.io_Chan2_in_3_Data ;
  assign \rules_28.io_ShrSet_out_3  = \rules_28.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4163.28-4163.61" */ \rules_28._GEN_2  : \rules_28.io_ShrSet_in_3 ;
  assign \rules_28.io_ExGntd_out  = \rules_28.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4164.26-4164.57" */ \rules_28._GEN_3  : \rules_28.io_ExGntd_in ;
  assign \rules_28.io_CurCmd_out  = \rules_28.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14073.14-14165.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4165.26-4165.57" */ \rules_28._GEN_4  : \rules_28.io_CurCmd_in ;
  assign _0491_ = \rules_29.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4263.23-4263.48" */ 3'h5;
  assign _0492_ = \rules_29.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4264.23-4264.48" */ 3'h5;
  assign _0493_ = \rules_29.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4265.23-4265.48" */ 3'h5;
  assign \rules_29._GEN_0  = _0491_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4263.23-4263.77" */ 2'h1 : \rules_29.io_Cache_in_1_State ;
  assign \rules_29._GEN_1  = _0492_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4264.23-4264.90" */ \rules_29.io_Chan2_in_1_Data  : \rules_29.io_Cache_in_1_Data ;
  assign \rules_29._GEN_2  = _0493_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4265.23-4265.75" */ 3'h0 : \rules_29.io_Chan2_in_1_Cmd ;
  assign \rules_29.io_Cache_out_1_State  = \rules_29.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4268.33-4268.71" */ \rules_29._GEN_0  : \rules_29.io_Cache_in_1_State ;
  assign \rules_29.io_Cache_out_1_Data  = \rules_29.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4269.32-4269.69" */ \rules_29._GEN_1  : \rules_29.io_Cache_in_1_Data ;
  assign \rules_29.io_Chan2_out_1_Cmd  = \rules_29.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14166.12-14258.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4284.31-4284.67" */ \rules_29._GEN_2  : \rules_29.io_Chan2_in_1_Cmd ;
  assign _0494_ = \rules_3.io_Cache_in_1_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:513.23-513.50" */ 2'h2;
  assign _0495_ = \rules_3.io_Cache_in_1_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:514.23-514.50" */ 2'h2;
  assign \rules_3._GEN_0  = _0494_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:513.23-513.78" */ 2'h2 : \rules_3.io_Cache_in_1_Data ;
  assign \rules_3._GEN_1  = _0495_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:514.23-514.73" */ 2'h2 : \rules_3.io_AuxData_in ;
  assign \rules_3.io_Cache_out_1_Data  = \rules_3.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:518.32-518.69" */ \rules_3._GEN_0  : \rules_3.io_Cache_in_1_Data ;
  assign \rules_3.io_AuxData_out  = \rules_3.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11748.11-11840.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:559.27-559.59" */ \rules_3._GEN_1  : \rules_3.io_AuxData_in ;
  assign _0496_ = \rules_30.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4405.23-4405.48" */ 3'h5;
  assign _0497_ = \rules_30.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4406.23-4406.48" */ 3'h5;
  assign _0498_ = \rules_30.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4407.23-4407.48" */ 3'h5;
  assign \rules_30._GEN_0  = _0496_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4405.23-4405.77" */ 2'h1 : \rules_30.io_Cache_in_2_State ;
  assign \rules_30._GEN_1  = _0497_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4406.23-4406.90" */ \rules_30.io_Chan2_in_2_Data  : \rules_30.io_Cache_in_2_Data ;
  assign \rules_30._GEN_2  = _0498_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4407.23-4407.75" */ 3'h0 : \rules_30.io_Chan2_in_2_Cmd ;
  assign \rules_30.io_Cache_out_2_State  = \rules_30.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4412.33-4412.71" */ \rules_30._GEN_0  : \rules_30.io_Cache_in_2_State ;
  assign \rules_30.io_Cache_out_2_Data  = \rules_30.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4413.32-4413.69" */ \rules_30._GEN_1  : \rules_30.io_Cache_in_2_Data ;
  assign \rules_30.io_Chan2_out_2_Cmd  = \rules_30.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14259.14-14351.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4428.31-4428.67" */ \rules_30._GEN_2  : \rules_30.io_Chan2_in_2_Cmd ;
  assign _0499_ = \rules_31.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4547.23-4547.48" */ 3'h5;
  assign _0500_ = \rules_31.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4548.23-4548.48" */ 3'h5;
  assign _0501_ = \rules_31.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4549.23-4549.48" */ 3'h5;
  assign \rules_31._GEN_0  = _0499_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4547.23-4547.77" */ 2'h1 : \rules_31.io_Cache_in_3_State ;
  assign \rules_31._GEN_1  = _0500_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4548.23-4548.90" */ \rules_31.io_Chan2_in_3_Data  : \rules_31.io_Cache_in_3_Data ;
  assign \rules_31._GEN_2  = _0501_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4549.23-4549.75" */ 3'h0 : \rules_31.io_Chan2_in_3_Cmd ;
  assign \rules_31.io_Cache_out_3_State  = \rules_31.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4556.33-4556.71" */ \rules_31._GEN_0  : \rules_31.io_Cache_in_3_State ;
  assign \rules_31.io_Cache_out_3_Data  = \rules_31.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4557.32-4557.69" */ \rules_31._GEN_1  : \rules_31.io_Cache_in_3_Data ;
  assign \rules_31.io_Chan2_out_3_Cmd  = \rules_31.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14352.14-14444.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4572.31-4572.67" */ \rules_31._GEN_2  : \rules_31.io_Chan2_in_3_Cmd ;
  assign _0502_ = \rules_32.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4689.23-4689.48" */ 3'h6;
  assign _0503_ = \rules_32.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4690.23-4690.48" */ 3'h6;
  assign _0504_ = \rules_32.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4691.23-4691.48" */ 3'h6;
  assign \rules_32._GEN_0  = _0502_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4689.23-4689.77" */ 2'h2 : \rules_32.io_Cache_in_1_State ;
  assign \rules_32._GEN_1  = _0503_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4690.23-4690.90" */ \rules_32.io_Chan2_in_1_Data  : \rules_32.io_Cache_in_1_Data ;
  assign \rules_32._GEN_2  = _0504_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4691.23-4691.75" */ 3'h0 : \rules_32.io_Chan2_in_1_Cmd ;
  assign \rules_32.io_Cache_out_1_State  = \rules_32.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4694.33-4694.71" */ \rules_32._GEN_0  : \rules_32.io_Cache_in_1_State ;
  assign \rules_32.io_Cache_out_1_Data  = \rules_32.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4695.32-4695.69" */ \rules_32._GEN_1  : \rules_32.io_Cache_in_1_Data ;
  assign \rules_32.io_Chan2_out_1_Cmd  = \rules_32.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14445.12-14537.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4710.31-4710.67" */ \rules_32._GEN_2  : \rules_32.io_Chan2_in_1_Cmd ;
  assign _0505_ = \rules_33.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4831.23-4831.48" */ 3'h6;
  assign _0506_ = \rules_33.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4832.23-4832.48" */ 3'h6;
  assign _0507_ = \rules_33.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4833.23-4833.48" */ 3'h6;
  assign \rules_33._GEN_0  = _0505_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4831.23-4831.77" */ 2'h2 : \rules_33.io_Cache_in_2_State ;
  assign \rules_33._GEN_1  = _0506_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4832.23-4832.90" */ \rules_33.io_Chan2_in_2_Data  : \rules_33.io_Cache_in_2_Data ;
  assign \rules_33._GEN_2  = _0507_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4833.23-4833.75" */ 3'h0 : \rules_33.io_Chan2_in_2_Cmd ;
  assign \rules_33.io_Cache_out_2_State  = \rules_33.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4838.33-4838.71" */ \rules_33._GEN_0  : \rules_33.io_Cache_in_2_State ;
  assign \rules_33.io_Cache_out_2_Data  = \rules_33.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4839.32-4839.69" */ \rules_33._GEN_1  : \rules_33.io_Cache_in_2_Data ;
  assign \rules_33.io_Chan2_out_2_Cmd  = \rules_33.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14538.14-14630.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4854.31-4854.67" */ \rules_33._GEN_2  : \rules_33.io_Chan2_in_2_Cmd ;
  assign _0508_ = \rules_34.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4973.23-4973.48" */ 3'h6;
  assign _0509_ = \rules_34.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4974.23-4974.48" */ 3'h6;
  assign _0510_ = \rules_34.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4975.23-4975.48" */ 3'h6;
  assign \rules_34._GEN_0  = _0508_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4973.23-4973.77" */ 2'h2 : \rules_34.io_Cache_in_3_State ;
  assign \rules_34._GEN_1  = _0509_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4974.23-4974.90" */ \rules_34.io_Chan2_in_3_Data  : \rules_34.io_Cache_in_3_Data ;
  assign \rules_34._GEN_2  = _0510_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4975.23-4975.75" */ 3'h0 : \rules_34.io_Chan2_in_3_Cmd ;
  assign \rules_34.io_Cache_out_3_State  = \rules_34.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4982.33-4982.71" */ \rules_34._GEN_0  : \rules_34.io_Cache_in_3_State ;
  assign \rules_34.io_Cache_out_3_Data  = \rules_34.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4983.32-4983.69" */ \rules_34._GEN_1  : \rules_34.io_Cache_in_3_Data ;
  assign \rules_34.io_Chan2_out_3_Cmd  = \rules_34.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14631.14-14723.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:4998.31-4998.67" */ \rules_34._GEN_2  : \rules_34.io_Chan2_in_3_Cmd ;
  assign _0511_ = _0516_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.23-5116.76" */ _0517_;
  assign _0512_ = _0518_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.23-5117.76" */ _0519_;
  assign _0513_ = _0520_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.23-5118.76" */ _0521_;
  assign _0514_ = _0522_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.23-5119.76" */ _0523_;
  assign _0515_ = \rules_35.io_Cache_in_1_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5115.23-5115.50" */ 2'h2;
  assign _0516_ = \rules_35.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.23-5116.48" */ 3'h3;
  assign _0517_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.51-5116.76" */ \rules_35.io_Chan3_in_1_Cmd ;
  assign _0518_ = \rules_35.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.23-5117.48" */ 3'h3;
  assign _0519_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.51-5117.76" */ \rules_35.io_Chan3_in_1_Cmd ;
  assign _0520_ = \rules_35.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.23-5118.48" */ 3'h3;
  assign _0521_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.51-5118.76" */ \rules_35.io_Chan3_in_1_Cmd ;
  assign _0522_ = \rules_35.io_Chan2_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.23-5119.48" */ 3'h3;
  assign _0523_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.51-5119.76" */ \rules_35.io_Chan3_in_1_Cmd ;
  assign \rules_35._GEN_0  = _0515_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5115.23-5115.92" */ \rules_35.io_Cache_in_1_Data  : \rules_35.io_Chan3_in_1_Data ;
  assign \rules_35._GEN_1  = _0511_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5116.23-5116.103" */ 3'h0 : \rules_35.io_Chan2_in_1_Cmd ;
  assign \rules_35._GEN_2  = _0512_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5117.23-5117.103" */ 3'h4 : \rules_35.io_Chan3_in_1_Cmd ;
  assign \rules_35._GEN_3  = _0513_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5118.23-5118.106" */ \rules_35._GEN_0  : \rules_35.io_Chan3_in_1_Data ;
  assign \rules_35._GEN_4  = _0514_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5119.23-5119.105" */ 2'h0 : \rules_35.io_Cache_in_1_State ;
  assign \rules_35.io_Cache_out_1_State  = \rules_35.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5122.33-5122.71" */ \rules_35._GEN_4  : \rules_35.io_Cache_in_1_State ;
  assign \rules_35.io_Chan2_out_1_Cmd  = \rules_35.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5138.31-5138.67" */ \rules_35._GEN_1  : \rules_35.io_Chan2_in_1_Cmd ;
  assign \rules_35.io_Chan3_out_1_Cmd  = \rules_35.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5146.31-5146.67" */ \rules_35._GEN_2  : \rules_35.io_Chan3_in_1_Cmd ;
  assign \rules_35.io_Chan3_out_1_Data  = \rules_35.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14724.14-14816.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5147.32-5147.69" */ \rules_35._GEN_3  : \rules_35.io_Chan3_in_1_Data ;
  assign _0524_ = _0529_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.23-5260.76" */ _0530_;
  assign _0525_ = _0531_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.23-5261.76" */ _0532_;
  assign _0526_ = _0533_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.23-5262.76" */ _0534_;
  assign _0527_ = _0535_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.23-5263.76" */ _0536_;
  assign _0528_ = \rules_36.io_Cache_in_2_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5259.23-5259.50" */ 2'h2;
  assign _0529_ = \rules_36.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.23-5260.48" */ 3'h3;
  assign _0530_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.51-5260.76" */ \rules_36.io_Chan3_in_2_Cmd ;
  assign _0531_ = \rules_36.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.23-5261.48" */ 3'h3;
  assign _0532_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.51-5261.76" */ \rules_36.io_Chan3_in_2_Cmd ;
  assign _0533_ = \rules_36.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.23-5262.48" */ 3'h3;
  assign _0534_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.51-5262.76" */ \rules_36.io_Chan3_in_2_Cmd ;
  assign _0535_ = \rules_36.io_Chan2_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.23-5263.48" */ 3'h3;
  assign _0536_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.51-5263.76" */ \rules_36.io_Chan3_in_2_Cmd ;
  assign \rules_36._GEN_0  = _0528_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5259.23-5259.92" */ \rules_36.io_Cache_in_2_Data  : \rules_36.io_Chan3_in_2_Data ;
  assign \rules_36._GEN_1  = _0524_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5260.23-5260.103" */ 3'h0 : \rules_36.io_Chan2_in_2_Cmd ;
  assign \rules_36._GEN_2  = _0525_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5261.23-5261.103" */ 3'h4 : \rules_36.io_Chan3_in_2_Cmd ;
  assign \rules_36._GEN_3  = _0526_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5262.23-5262.106" */ \rules_36._GEN_0  : \rules_36.io_Chan3_in_2_Data ;
  assign \rules_36._GEN_4  = _0527_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5263.23-5263.105" */ 2'h0 : \rules_36.io_Cache_in_2_State ;
  assign \rules_36.io_Cache_out_2_State  = \rules_36.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5268.33-5268.71" */ \rules_36._GEN_4  : \rules_36.io_Cache_in_2_State ;
  assign \rules_36.io_Chan2_out_2_Cmd  = \rules_36.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5284.31-5284.67" */ \rules_36._GEN_1  : \rules_36.io_Chan2_in_2_Cmd ;
  assign \rules_36.io_Chan3_out_2_Cmd  = \rules_36.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5292.31-5292.67" */ \rules_36._GEN_2  : \rules_36.io_Chan3_in_2_Cmd ;
  assign \rules_36.io_Chan3_out_2_Data  = \rules_36.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14817.16-14909.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5293.32-5293.69" */ \rules_36._GEN_3  : \rules_36.io_Chan3_in_2_Data ;
  assign _0537_ = _0542_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.23-5404.76" */ _0543_;
  assign _0538_ = _0544_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.23-5405.76" */ _0545_;
  assign _0539_ = _0546_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.23-5406.76" */ _0547_;
  assign _0540_ = _0548_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.23-5407.76" */ _0549_;
  assign _0541_ = \rules_37.io_Cache_in_3_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5403.23-5403.50" */ 2'h2;
  assign _0542_ = \rules_37.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.23-5404.48" */ 3'h3;
  assign _0543_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.51-5404.76" */ \rules_37.io_Chan3_in_3_Cmd ;
  assign _0544_ = \rules_37.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.23-5405.48" */ 3'h3;
  assign _0545_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.51-5405.76" */ \rules_37.io_Chan3_in_3_Cmd ;
  assign _0546_ = \rules_37.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.23-5406.48" */ 3'h3;
  assign _0547_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.51-5406.76" */ \rules_37.io_Chan3_in_3_Cmd ;
  assign _0548_ = \rules_37.io_Chan2_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.23-5407.48" */ 3'h3;
  assign _0549_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.51-5407.76" */ \rules_37.io_Chan3_in_3_Cmd ;
  assign \rules_37._GEN_0  = _0541_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5403.23-5403.92" */ \rules_37.io_Cache_in_3_Data  : \rules_37.io_Chan3_in_3_Data ;
  assign \rules_37._GEN_1  = _0537_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5404.23-5404.103" */ 3'h0 : \rules_37.io_Chan2_in_3_Cmd ;
  assign \rules_37._GEN_2  = _0538_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5405.23-5405.103" */ 3'h4 : \rules_37.io_Chan3_in_3_Cmd ;
  assign \rules_37._GEN_3  = _0539_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5406.23-5406.106" */ \rules_37._GEN_0  : \rules_37.io_Chan3_in_3_Data ;
  assign \rules_37._GEN_4  = _0540_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5407.23-5407.105" */ 2'h0 : \rules_37.io_Cache_in_3_State ;
  assign \rules_37.io_Cache_out_3_State  = \rules_37.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5414.33-5414.71" */ \rules_37._GEN_4  : \rules_37.io_Cache_in_3_State ;
  assign \rules_37.io_Chan2_out_3_Cmd  = \rules_37.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5430.31-5430.67" */ \rules_37._GEN_1  : \rules_37.io_Chan2_in_3_Cmd ;
  assign \rules_37.io_Chan3_out_3_Cmd  = \rules_37.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5438.31-5438.67" */ \rules_37._GEN_2  : \rules_37.io_Chan3_in_3_Cmd ;
  assign \rules_37.io_Chan3_out_3_Data  = \rules_37.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:14910.16-15002.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5439.32-5439.69" */ \rules_37._GEN_3  : \rules_37.io_Chan3_in_3_Data ;
  assign _0550_ = _0554_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.23-5549.71" */ _0558_;
  assign _0551_ = _0555_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.18-5550.66" */ _0559_;
  assign _0552_ = _0556_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.18-5551.66" */ _0560_;
  assign _0553_ = _0557_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.23-5552.71" */ _0561_;
  assign _0554_ = \rules_38.io_Chan3_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.23-5549.48" */ 3'h4;
  assign _0555_ = \rules_38.io_Chan3_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.18-5550.43" */ 3'h4;
  assign _0556_ = \rules_38.io_Chan3_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.18-5551.43" */ 3'h4;
  assign _0557_ = \rules_38.io_Chan3_in_1_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.23-5552.48" */ 3'h4;
  assign _0558_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.51-5549.71" */ \rules_38.io_CurCmd_in ;
  assign _0559_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.46-5550.66" */ \rules_38.io_CurCmd_in ;
  assign _0560_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.46-5551.66" */ \rules_38.io_CurCmd_in ;
  assign _0561_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.51-5552.71" */ \rules_38.io_CurCmd_in ;
  assign \rules_38._GEN_0  = \rules_38.io_ExGntd_in  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5547.18-5547.52" */ 1'h0 : \rules_38.io_ExGntd_in ;
  assign \rules_38._GEN_1  = \rules_38.io_ExGntd_in  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5548.23-5548.72" */ \rules_38.io_Chan3_in_1_Data  : \rules_38.io_MemData_in ;
  assign \rules_38._GEN_2  = _0550_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5549.23-5549.98" */ 3'h0 : \rules_38.io_Chan3_in_1_Cmd ;
  assign \rules_38._GEN_3  = _0551_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5550.18-5550.90" */ 1'h0 : \rules_38.io_ShrSet_in_1 ;
  assign \rules_38._GEN_4  = _0552_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5551.18-5551.90" */ \rules_38._GEN_0  : \rules_38.io_ExGntd_in ;
  assign \rules_38._GEN_5  = _0553_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5552.23-5552.96" */ \rules_38._GEN_1  : \rules_38.io_MemData_in ;
  assign \rules_38.io_Chan3_out_1_Cmd  = \rules_38.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5579.31-5579.67" */ \rules_38._GEN_2  : \rules_38.io_Chan3_in_1_Cmd ;
  assign \rules_38.io_ShrSet_out_1  = \rules_38.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5590.28-5590.61" */ \rules_38._GEN_3  : \rules_38.io_ShrSet_in_1 ;
  assign \rules_38.io_ExGntd_out  = \rules_38.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5593.26-5593.57" */ \rules_38._GEN_4  : \rules_38.io_ExGntd_in ;
  assign \rules_38.io_MemData_out  = \rules_38.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15003.14-15095.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5596.27-5596.59" */ \rules_38._GEN_5  : \rules_38.io_MemData_in ;
  assign _0562_ = _0566_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.23-5694.71" */ _0570_;
  assign _0563_ = _0567_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.18-5695.66" */ _0571_;
  assign _0564_ = _0568_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.18-5696.66" */ _0572_;
  assign _0565_ = _0569_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.23-5697.71" */ _0573_;
  assign _0566_ = \rules_39.io_Chan3_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.23-5694.48" */ 3'h4;
  assign _0567_ = \rules_39.io_Chan3_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.18-5695.43" */ 3'h4;
  assign _0568_ = \rules_39.io_Chan3_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.18-5696.43" */ 3'h4;
  assign _0569_ = \rules_39.io_Chan3_in_2_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.23-5697.48" */ 3'h4;
  assign _0570_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.51-5694.71" */ \rules_39.io_CurCmd_in ;
  assign _0571_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.46-5695.66" */ \rules_39.io_CurCmd_in ;
  assign _0572_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.46-5696.66" */ \rules_39.io_CurCmd_in ;
  assign _0573_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.51-5697.71" */ \rules_39.io_CurCmd_in ;
  assign \rules_39._GEN_0  = \rules_39.io_ExGntd_in  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5692.18-5692.52" */ 1'h0 : \rules_39.io_ExGntd_in ;
  assign \rules_39._GEN_1  = \rules_39.io_ExGntd_in  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5693.23-5693.72" */ \rules_39.io_Chan3_in_2_Data  : \rules_39.io_MemData_in ;
  assign \rules_39._GEN_2  = _0562_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5694.23-5694.98" */ 3'h0 : \rules_39.io_Chan3_in_2_Cmd ;
  assign \rules_39._GEN_3  = _0563_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5695.18-5695.90" */ 1'h0 : \rules_39.io_ShrSet_in_2 ;
  assign \rules_39._GEN_4  = _0564_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5696.18-5696.90" */ \rules_39._GEN_0  : \rules_39.io_ExGntd_in ;
  assign \rules_39._GEN_5  = _0565_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5697.23-5697.96" */ \rules_39._GEN_1  : \rules_39.io_MemData_in ;
  assign \rules_39.io_Chan3_out_2_Cmd  = \rules_39.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5726.31-5726.67" */ \rules_39._GEN_2  : \rules_39.io_Chan3_in_2_Cmd ;
  assign \rules_39.io_ShrSet_out_2  = \rules_39.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5736.28-5736.61" */ \rules_39._GEN_3  : \rules_39.io_ShrSet_in_2 ;
  assign \rules_39.io_ExGntd_out  = \rules_39.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5738.26-5738.57" */ \rules_39._GEN_4  : \rules_39.io_ExGntd_in ;
  assign \rules_39.io_MemData_out  = \rules_39.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15096.16-15188.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5741.27-5741.59" */ \rules_39._GEN_5  : \rules_39.io_MemData_in ;
  assign _0574_ = \rules_4.io_Cache_in_2_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:654.23-654.50" */ 2'h2;
  assign _0575_ = \rules_4.io_Cache_in_2_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:655.23-655.50" */ 2'h2;
  assign \rules_4._GEN_0  = _0574_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:654.23-654.78" */ 2'h1 : \rules_4.io_Cache_in_2_Data ;
  assign \rules_4._GEN_1  = _0575_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:655.23-655.73" */ 2'h1 : \rules_4.io_AuxData_in ;
  assign \rules_4.io_Cache_out_2_Data  = \rules_4.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:661.32-661.69" */ \rules_4._GEN_0  : \rules_4.io_Cache_in_2_Data ;
  assign \rules_4.io_AuxData_out  = \rules_4.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11841.11-11933.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:700.27-700.59" */ \rules_4._GEN_1  : \rules_4.io_AuxData_in ;
  assign _0576_ = _0580_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.23-5839.71" */ _0584_;
  assign _0577_ = _0581_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.18-5840.66" */ _0585_;
  assign _0578_ = _0582_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.18-5841.66" */ _0586_;
  assign _0579_ = _0583_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.23-5842.71" */ _0587_;
  assign _0580_ = \rules_40.io_Chan3_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.23-5839.48" */ 3'h4;
  assign _0581_ = \rules_40.io_Chan3_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.18-5840.43" */ 3'h4;
  assign _0582_ = \rules_40.io_Chan3_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.18-5841.43" */ 3'h4;
  assign _0583_ = \rules_40.io_Chan3_in_3_Cmd  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.23-5842.48" */ 3'h4;
  assign _0584_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.51-5839.71" */ \rules_40.io_CurCmd_in ;
  assign _0585_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.46-5840.66" */ \rules_40.io_CurCmd_in ;
  assign _0586_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.46-5841.66" */ \rules_40.io_CurCmd_in ;
  assign _0587_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.51-5842.71" */ \rules_40.io_CurCmd_in ;
  assign \rules_40._GEN_0  = \rules_40.io_ExGntd_in  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5837.18-5837.52" */ 1'h0 : \rules_40.io_ExGntd_in ;
  assign \rules_40._GEN_1  = \rules_40.io_ExGntd_in  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5838.23-5838.72" */ \rules_40.io_Chan3_in_3_Data  : \rules_40.io_MemData_in ;
  assign \rules_40._GEN_2  = _0576_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5839.23-5839.98" */ 3'h0 : \rules_40.io_Chan3_in_3_Cmd ;
  assign \rules_40._GEN_3  = _0577_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5840.18-5840.90" */ 1'h0 : \rules_40.io_ShrSet_in_3 ;
  assign \rules_40._GEN_4  = _0578_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5841.18-5841.90" */ \rules_40._GEN_0  : \rules_40.io_ExGntd_in ;
  assign \rules_40._GEN_5  = _0579_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5842.23-5842.96" */ \rules_40._GEN_1  : \rules_40.io_MemData_in ;
  assign \rules_40.io_Chan3_out_3_Cmd  = \rules_40.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5873.31-5873.67" */ \rules_40._GEN_2  : \rules_40.io_Chan3_in_3_Cmd ;
  assign \rules_40.io_ShrSet_out_3  = \rules_40.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5882.28-5882.61" */ \rules_40._GEN_3  : \rules_40.io_ShrSet_in_3 ;
  assign \rules_40.io_ExGntd_out  = \rules_40.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5883.26-5883.57" */ \rules_40._GEN_4  : \rules_40.io_ExGntd_in ;
  assign \rules_40.io_MemData_out  = \rules_40.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:15189.16-15281.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:5886.27-5886.59" */ \rules_40._GEN_5  : \rules_40.io_MemData_in ;
  assign _0588_ = \rules_5.io_Cache_in_2_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:795.23-795.50" */ 2'h2;
  assign _0589_ = \rules_5.io_Cache_in_2_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:796.23-796.50" */ 2'h2;
  assign \rules_5._GEN_0  = _0588_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:795.23-795.78" */ 2'h2 : \rules_5.io_Cache_in_2_Data ;
  assign \rules_5._GEN_1  = _0589_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:796.23-796.73" */ 2'h2 : \rules_5.io_AuxData_in ;
  assign \rules_5.io_Cache_out_2_Data  = \rules_5.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:802.32-802.69" */ \rules_5._GEN_0  : \rules_5.io_Cache_in_2_Data ;
  assign \rules_5.io_AuxData_out  = \rules_5.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11934.11-12026.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:841.27-841.59" */ \rules_5._GEN_1  : \rules_5.io_AuxData_in ;
  assign _0590_ = \rules_6.io_Cache_in_3_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:936.23-936.50" */ 2'h2;
  assign _0591_ = \rules_6.io_Cache_in_3_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:937.23-937.50" */ 2'h2;
  assign \rules_6._GEN_0  = _0590_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:936.23-936.78" */ 2'h1 : \rules_6.io_Cache_in_3_Data ;
  assign \rules_6._GEN_1  = _0591_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:937.23-937.73" */ 2'h1 : \rules_6.io_AuxData_in ;
  assign \rules_6.io_Cache_out_3_Data  = \rules_6.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:945.32-945.69" */ \rules_6._GEN_0  : \rules_6.io_Cache_in_3_Data ;
  assign \rules_6.io_AuxData_out  = \rules_6.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12027.11-12119.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:982.27-982.59" */ \rules_6._GEN_1  : \rules_6.io_AuxData_in ;
  assign _0592_ = \rules_7.io_Cache_in_3_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1077.23-1077.50" */ 2'h2;
  assign _0593_ = \rules_7.io_Cache_in_3_State  == /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1078.23-1078.50" */ 2'h2;
  assign \rules_7._GEN_0  = _0592_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1077.23-1077.78" */ 2'h2 : \rules_7.io_Cache_in_3_Data ;
  assign \rules_7._GEN_1  = _0593_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1078.23-1078.73" */ 2'h2 : \rules_7.io_AuxData_in ;
  assign \rules_7.io_Cache_out_3_Data  = \rules_7.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1086.32-1086.69" */ \rules_7._GEN_0  : \rules_7.io_Cache_in_3_Data ;
  assign \rules_7.io_AuxData_out  = \rules_7.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12120.11-12212.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1123.27-1123.59" */ \rules_7._GEN_1  : \rules_7.io_AuxData_in ;
  assign _0594_ = _0595_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.23-1218.78" */ _0596_;
  assign _0595_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.23-1218.48" */ \rules_8.io_Chan1_in_1_Cmd ;
  assign _0596_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.51-1218.78" */ \rules_8.io_Cache_in_1_State ;
  assign \rules_8._GEN_0  = _0594_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1218.23-1218.105" */ 3'h1 : \rules_8.io_Chan1_in_1_Cmd ;
  assign \rules_8.io_Chan1_out_1_Cmd  = \rules_8.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12213.12-12305.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1229.31-1229.67" */ \rules_8._GEN_0  : \rules_8.io_Chan1_in_1_Cmd ;
  assign _0597_ = _0598_ & /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.23-1358.78" */ _0599_;
  assign _0598_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.23-1358.48" */ \rules_9.io_Chan1_in_2_Cmd ;
  assign _0599_ = ! /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.51-1358.78" */ \rules_9.io_Cache_in_2_State ;
  assign \rules_9._GEN_0  = _0597_ ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1358.23-1358.105" */ 3'h1 : \rules_9.io_Chan1_in_2_Cmd ;
  assign \rules_9.io_Chan1_out_2_Cmd  = \rules_9.io_en_r  ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:12306.14-12398.4|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:1371.31-1371.67" */ \rules_9._GEN_0  : \rules_9.io_Chan1_in_2_Cmd ;
  /* module_not_derived = 32'd1 */
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:0.0-0.0" */
  \$initstate  _1751_ (
    .Y(_0001_)
  );
  assign _0000_ = reset && /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17731.28-17731.50" */ _0080_;
  assign _0624_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.64-17779.89" */ Cache_reg_1_State;
  assign _0625_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.64-17784.89" */ Cache_reg_2_State;
  assign _0626_ = | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.64-17789.89" */ Cache_reg_3_State;
  assign _0627_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.15-17741.43" */ _0081_;
  assign _0628_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.76-17741.104" */ _0083_;
  assign _0629_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.15-17746.43" */ _0086_;
  assign _0630_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.76-17746.104" */ _0088_;
  assign _0631_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.15-17751.43" */ _0091_;
  assign _0632_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.76-17751.104" */ _0093_;
  assign _0633_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.15-17760.43" */ _0096_;
  assign _0634_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.76-17760.104" */ _0098_;
  assign _0635_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.15-17765.43" */ _0101_;
  assign _0636_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.76-17765.104" */ _0103_;
  assign _0637_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.15-17770.43" */ _0106_;
  assign _0638_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.76-17770.104" */ _0108_;
  assign _0639_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.14-17779.90" */ _0077_;
  assign _0640_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.14-17784.90" */ _0078_;
  assign _0641_ = ~ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.14-17789.90" */ _0079_;
  assign _0642_ = _0627_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.15-17741.71" */ _0082_;
  assign _0643_ = _0628_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17741.76-17742.63" */ _0644_;
  assign _0644_ = _0084_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17742.9-17742.62" */ _0085_;
  assign _0645_ = _0629_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.15-17746.71" */ _0087_;
  assign _0646_ = _0630_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17746.76-17747.63" */ _0647_;
  assign _0647_ = _0089_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17747.9-17747.62" */ _0090_;
  assign _0648_ = _0631_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.15-17751.71" */ _0092_;
  assign _0649_ = _0632_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17751.76-17752.63" */ _0650_;
  assign _0650_ = _0094_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17752.9-17752.62" */ _0095_;
  assign _0651_ = _0633_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.15-17760.71" */ _0097_;
  assign _0652_ = _0634_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17760.76-17761.63" */ _0653_;
  assign _0653_ = _0099_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17761.9-17761.62" */ _0100_;
  assign _0654_ = _0635_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.15-17765.71" */ _0102_;
  assign _0655_ = _0636_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17765.76-17766.63" */ _0656_;
  assign _0656_ = _0104_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17766.9-17766.62" */ _0105_;
  assign _0657_ = _0637_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.15-17770.71" */ _0107_;
  assign _0658_ = _0638_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17770.76-17771.63" */ _0659_;
  assign _0659_ = _0109_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17771.9-17771.62" */ _0110_;
  assign _0660_ = ExGntd_reg | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.17-17779.60" */ _0111_;
  assign _0661_ = _0639_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17779.14-17780.20" */ _0112_;
  assign _0662_ = ExGntd_reg | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.17-17784.60" */ _0113_;
  assign _0663_ = _0640_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17784.14-17785.20" */ _0114_;
  assign _0664_ = ExGntd_reg | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.17-17789.60" */ _0115_;
  assign _0665_ = _0641_ | /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17789.14-17790.20" */ _0116_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0600_ <= _0002_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0601_ <= _0003_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0602_ <= _0004_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0603_ <= _0005_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0604_ <= _0006_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0605_ <= _0007_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0606_ <= _0008_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0607_ <= _0009_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0608_ <= _0010_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0609_ <= _0011_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0610_ <= _0012_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0611_ <= _0013_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0612_ <= _0014_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0613_ <= _0015_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0614_ <= _0016_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0615_ <= _0017_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0616_ <= _0018_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0617_ <= _0019_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0618_ <= _0020_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0619_ <= _0021_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0620_ <= _0022_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0621_ <= _0023_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0622_ <= _0024_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17734.19-17792.6" */
  always @(posedge clock)
    _0623_ <= _0025_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_0_State <= _0028_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_0_Data <= _0027_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_1_State <= _0030_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_1_Data <= _0029_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_2_State <= _0032_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_2_Data <= _0031_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_3_State <= _0034_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Cache_reg_3_Data <= _0033_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_0_Cmd <= _0035_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_0_Data <= _0036_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_1_Cmd <= _0037_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_1_Data <= _0038_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_2_Cmd <= _0039_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_2_Data <= _0040_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_3_Cmd <= _0041_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan1_reg_3_Data <= _0042_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_0_Cmd <= _0043_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_0_Data <= _0044_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_1_Cmd <= _0045_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_1_Data <= _0046_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_2_Cmd <= _0047_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_2_Data <= _0048_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_3_Cmd <= _0049_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan2_reg_3_Data <= _0050_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_0_Cmd <= _0051_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_0_Data <= _0052_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_1_Cmd <= _0053_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_1_Data <= _0054_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_2_Cmd <= _0055_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_2_Data <= _0056_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_3_Cmd <= _0057_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    Chan3_reg_3_Data <= _0058_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    InvSet_reg_0 <= _0062_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    InvSet_reg_1 <= _0063_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    InvSet_reg_2 <= _0064_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    InvSet_reg_3 <= _0065_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    ShrSet_reg_0 <= _0067_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    ShrSet_reg_1 <= _0068_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    ShrSet_reg_2 <= _0069_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    ShrSet_reg_3 <= _0070_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    ExGntd_reg <= _0061_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    CurCmd_reg <= _0059_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    CurPtr_reg <= _0060_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    MemData_reg <= _0066_;
  /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17213.3-17709.6" */
  always @(posedge clock)
    AuxData_reg <= _0026_;
  assign _0003_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17736.9-17736.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17736.5-17738.8" */ 1'h0 : 1'h1;
  assign _0002_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17736.9-17736.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17736.5-17738.8" */ 1'hx : 1'h1;
  assign _0005_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17740.9-17740.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17740.5-17743.8" */ 1'h0 : 1'h1;
  assign _0004_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17740.9-17740.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17740.5-17743.8" */ 1'hx : _0071_;
  assign _0007_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17745.9-17745.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17745.5-17748.8" */ 1'h0 : 1'h1;
  assign _0006_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17745.9-17745.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17745.5-17748.8" */ 1'hx : _0072_;
  assign _0009_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17750.9-17750.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17750.5-17753.8" */ 1'h0 : 1'h1;
  assign _0008_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17750.9-17750.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17750.5-17753.8" */ 1'hx : _0073_;
  assign _0011_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17755.9-17755.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17755.5-17757.8" */ 1'h0 : 1'h1;
  assign _0010_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17755.9-17755.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17755.5-17757.8" */ 1'hx : 1'h1;
  assign _0013_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17759.9-17759.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17759.5-17762.8" */ 1'h0 : 1'h1;
  assign _0012_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17759.9-17759.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17759.5-17762.8" */ 1'hx : _0074_;
  assign _0015_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17764.9-17764.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17764.5-17767.8" */ 1'h0 : 1'h1;
  assign _0014_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17764.9-17764.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17764.5-17767.8" */ 1'hx : _0075_;
  assign _0017_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17769.9-17769.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17769.5-17772.8" */ 1'h0 : 1'h1;
  assign _0016_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17769.9-17769.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17769.5-17772.8" */ 1'hx : _0076_;
  assign _0019_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17774.9-17774.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17774.5-17776.8" */ 1'h0 : 1'h1;
  assign _0018_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17774.9-17774.15|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17774.5-17776.8" */ 1'hx : 1'h1;
  assign _0021_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17778.9-17778.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17778.5-17781.8" */ 1'h0 : 1'h1;
  assign _0020_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17778.9-17778.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17778.5-17781.8" */ 1'hx : _0661_;
  assign _0023_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17783.9-17783.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17783.5-17786.8" */ 1'h0 : 1'h1;
  assign _0022_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17783.9-17783.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17783.5-17786.8" */ 1'hx : _0663_;
  assign _0025_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17788.9-17788.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17788.5-17791.8" */ 1'h0 : 1'h1;
  assign _0024_ = reset ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17788.9-17788.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17788.5-17791.8" */ 1'hx : _0665_;
  assign _0666_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17704.18-17704.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17704.14-17708.8" */ rules_37_io_AuxData_out : _GEN_1664;
  assign _0667_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17702.18-17702.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17702.14-17708.8" */ rules_38_io_AuxData_out : _0666_;
  assign _0668_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17700.18-17700.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17700.14-17708.8" */ rules_39_io_AuxData_out : _0667_;
  assign _0026_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17698.9-17698.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17698.5-17708.8" */ rules_40_io_AuxData_out : _0668_;
  assign _0669_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17693.18-17693.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17693.14-17697.8" */ rules_37_io_MemData_out : _GEN_1663;
  assign _0670_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17691.18-17691.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17691.14-17697.8" */ rules_38_io_MemData_out : _0669_;
  assign _0671_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17689.18-17689.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17689.14-17697.8" */ rules_39_io_MemData_out : _0670_;
  assign _0066_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17687.9-17687.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17687.5-17697.8" */ rules_40_io_MemData_out : _0671_;
  assign _0672_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17682.18-17682.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17682.14-17686.8" */ rules_37_io_CurPtr_out : _GEN_1662;
  assign _0673_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17680.18-17680.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17680.14-17686.8" */ rules_38_io_CurPtr_out : _0672_;
  assign _0674_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17678.18-17678.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17678.14-17686.8" */ rules_39_io_CurPtr_out : _0673_;
  assign _0060_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17676.9-17676.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17676.5-17686.8" */ rules_40_io_CurPtr_out : _0674_;
  assign _0675_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17671.18-17671.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17671.14-17675.8" */ rules_37_io_CurCmd_out : _GEN_1661;
  assign _0676_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17669.18-17669.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17669.14-17675.8" */ rules_38_io_CurCmd_out : _0675_;
  assign _0677_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17667.18-17667.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17667.14-17675.8" */ rules_39_io_CurCmd_out : _0676_;
  assign _0059_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17665.9-17665.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17665.5-17675.8" */ rules_40_io_CurCmd_out : _0677_;
  assign _0678_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17660.18-17660.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17660.14-17664.8" */ rules_37_io_ExGntd_out : _GEN_1660;
  assign _0679_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17658.18-17658.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17658.14-17664.8" */ rules_38_io_ExGntd_out : _0678_;
  assign _0680_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17656.18-17656.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17656.14-17664.8" */ rules_39_io_ExGntd_out : _0679_;
  assign _0061_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17654.9-17654.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17654.5-17664.8" */ rules_40_io_ExGntd_out : _0680_;
  assign _0681_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17649.18-17649.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17649.14-17653.8" */ rules_37_io_ShrSet_out_3 : _GEN_1659;
  assign _0682_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17647.18-17647.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17647.14-17653.8" */ rules_38_io_ShrSet_out_3 : _0681_;
  assign _0683_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17645.18-17645.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17645.14-17653.8" */ rules_39_io_ShrSet_out_3 : _0682_;
  assign _0070_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17643.9-17643.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17643.5-17653.8" */ rules_40_io_ShrSet_out_3 : _0683_;
  assign _0684_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17638.18-17638.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17638.14-17642.8" */ rules_37_io_ShrSet_out_2 : _GEN_1658;
  assign _0685_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17636.18-17636.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17636.14-17642.8" */ rules_38_io_ShrSet_out_2 : _0684_;
  assign _0686_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17634.18-17634.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17634.14-17642.8" */ rules_39_io_ShrSet_out_2 : _0685_;
  assign _0069_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17632.9-17632.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17632.5-17642.8" */ rules_40_io_ShrSet_out_2 : _0686_;
  assign _0687_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17627.18-17627.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17627.14-17631.8" */ rules_37_io_ShrSet_out_1 : _GEN_1657;
  assign _0688_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17625.18-17625.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17625.14-17631.8" */ rules_38_io_ShrSet_out_1 : _0687_;
  assign _0689_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17623.18-17623.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17623.14-17631.8" */ rules_39_io_ShrSet_out_1 : _0688_;
  assign _0068_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17621.9-17621.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17621.5-17631.8" */ rules_40_io_ShrSet_out_1 : _0689_;
  assign _0690_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17616.18-17616.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17616.14-17620.8" */ rules_37_io_ShrSet_out_0 : _GEN_1656;
  assign _0691_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17614.18-17614.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17614.14-17620.8" */ rules_38_io_ShrSet_out_0 : _0690_;
  assign _0692_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17612.18-17612.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17612.14-17620.8" */ rules_39_io_ShrSet_out_0 : _0691_;
  assign _0067_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17610.9-17610.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17610.5-17620.8" */ rules_40_io_ShrSet_out_0 : _0692_;
  assign _0693_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17605.18-17605.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17605.14-17609.8" */ rules_37_io_InvSet_out_3 : _GEN_1655;
  assign _0694_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17603.18-17603.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17603.14-17609.8" */ rules_38_io_InvSet_out_3 : _0693_;
  assign _0695_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17601.18-17601.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17601.14-17609.8" */ rules_39_io_InvSet_out_3 : _0694_;
  assign _0065_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17599.9-17599.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17599.5-17609.8" */ rules_40_io_InvSet_out_3 : _0695_;
  assign _0696_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17594.18-17594.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17594.14-17598.8" */ rules_37_io_InvSet_out_2 : _GEN_1654;
  assign _0697_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17592.18-17592.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17592.14-17598.8" */ rules_38_io_InvSet_out_2 : _0696_;
  assign _0698_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17590.18-17590.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17590.14-17598.8" */ rules_39_io_InvSet_out_2 : _0697_;
  assign _0064_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17588.9-17588.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17588.5-17598.8" */ rules_40_io_InvSet_out_2 : _0698_;
  assign _0699_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17583.18-17583.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17583.14-17587.8" */ rules_37_io_InvSet_out_1 : _GEN_1653;
  assign _0700_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17581.18-17581.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17581.14-17587.8" */ rules_38_io_InvSet_out_1 : _0699_;
  assign _0701_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17579.18-17579.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17579.14-17587.8" */ rules_39_io_InvSet_out_1 : _0700_;
  assign _0063_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17577.9-17577.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17577.5-17587.8" */ rules_40_io_InvSet_out_1 : _0701_;
  assign _0702_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17572.18-17572.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17572.14-17576.8" */ rules_37_io_InvSet_out_0 : _GEN_1652;
  assign _0703_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17570.18-17570.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17570.14-17576.8" */ rules_38_io_InvSet_out_0 : _0702_;
  assign _0704_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17568.18-17568.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17568.14-17576.8" */ rules_39_io_InvSet_out_0 : _0703_;
  assign _0062_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17566.9-17566.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17566.5-17576.8" */ rules_40_io_InvSet_out_0 : _0704_;
  assign _0705_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17561.18-17561.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17561.14-17565.8" */ rules_37_io_Chan3_out_3_Data : _GEN_1651;
  assign _0706_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17559.18-17559.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17559.14-17565.8" */ rules_38_io_Chan3_out_3_Data : _0705_;
  assign _0707_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17557.18-17557.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17557.14-17565.8" */ rules_39_io_Chan3_out_3_Data : _0706_;
  assign _0058_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17555.9-17555.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17555.5-17565.8" */ rules_40_io_Chan3_out_3_Data : _0707_;
  assign _0708_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17550.18-17550.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17550.14-17554.8" */ rules_37_io_Chan3_out_3_Cmd : _GEN_1650;
  assign _0709_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17548.18-17548.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17548.14-17554.8" */ rules_38_io_Chan3_out_3_Cmd : _0708_;
  assign _0710_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17546.18-17546.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17546.14-17554.8" */ rules_39_io_Chan3_out_3_Cmd : _0709_;
  assign _0057_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17544.9-17544.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17544.5-17554.8" */ rules_40_io_Chan3_out_3_Cmd : _0710_;
  assign _0711_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17539.18-17539.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17539.14-17543.8" */ rules_37_io_Chan3_out_2_Data : _GEN_1649;
  assign _0712_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17537.18-17537.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17537.14-17543.8" */ rules_38_io_Chan3_out_2_Data : _0711_;
  assign _0713_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17535.18-17535.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17535.14-17543.8" */ rules_39_io_Chan3_out_2_Data : _0712_;
  assign _0056_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17533.9-17533.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17533.5-17543.8" */ rules_40_io_Chan3_out_2_Data : _0713_;
  assign _0714_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17528.18-17528.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17528.14-17532.8" */ rules_37_io_Chan3_out_2_Cmd : _GEN_1648;
  assign _0715_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17526.18-17526.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17526.14-17532.8" */ rules_38_io_Chan3_out_2_Cmd : _0714_;
  assign _0716_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17524.18-17524.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17524.14-17532.8" */ rules_39_io_Chan3_out_2_Cmd : _0715_;
  assign _0055_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17522.9-17522.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17522.5-17532.8" */ rules_40_io_Chan3_out_2_Cmd : _0716_;
  assign _0717_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17517.18-17517.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17517.14-17521.8" */ rules_37_io_Chan3_out_1_Data : _GEN_1647;
  assign _0718_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17515.18-17515.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17515.14-17521.8" */ rules_38_io_Chan3_out_1_Data : _0717_;
  assign _0719_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17513.18-17513.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17513.14-17521.8" */ rules_39_io_Chan3_out_1_Data : _0718_;
  assign _0054_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17511.9-17511.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17511.5-17521.8" */ rules_40_io_Chan3_out_1_Data : _0719_;
  assign _0720_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17506.18-17506.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17506.14-17510.8" */ rules_37_io_Chan3_out_1_Cmd : _GEN_1646;
  assign _0721_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17504.18-17504.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17504.14-17510.8" */ rules_38_io_Chan3_out_1_Cmd : _0720_;
  assign _0722_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17502.18-17502.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17502.14-17510.8" */ rules_39_io_Chan3_out_1_Cmd : _0721_;
  assign _0053_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17500.9-17500.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17500.5-17510.8" */ rules_40_io_Chan3_out_1_Cmd : _0722_;
  assign _0723_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17495.18-17495.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17495.14-17499.8" */ rules_37_io_Chan3_out_0_Data : _GEN_1645;
  assign _0724_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17493.18-17493.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17493.14-17499.8" */ rules_38_io_Chan3_out_0_Data : _0723_;
  assign _0725_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17491.18-17491.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17491.14-17499.8" */ rules_39_io_Chan3_out_0_Data : _0724_;
  assign _0052_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17489.9-17489.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17489.5-17499.8" */ rules_40_io_Chan3_out_0_Data : _0725_;
  assign _0726_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17484.18-17484.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17484.14-17488.8" */ rules_37_io_Chan3_out_0_Cmd : _GEN_1644;
  assign _0727_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17482.18-17482.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17482.14-17488.8" */ rules_38_io_Chan3_out_0_Cmd : _0726_;
  assign _0728_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17480.18-17480.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17480.14-17488.8" */ rules_39_io_Chan3_out_0_Cmd : _0727_;
  assign _0051_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17478.9-17478.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17478.5-17488.8" */ rules_40_io_Chan3_out_0_Cmd : _0728_;
  assign _0729_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17473.18-17473.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17473.14-17477.8" */ rules_37_io_Chan2_out_3_Data : _GEN_1643;
  assign _0730_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17471.18-17471.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17471.14-17477.8" */ rules_38_io_Chan2_out_3_Data : _0729_;
  assign _0731_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17469.18-17469.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17469.14-17477.8" */ rules_39_io_Chan2_out_3_Data : _0730_;
  assign _0050_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17467.9-17467.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17467.5-17477.8" */ rules_40_io_Chan2_out_3_Data : _0731_;
  assign _0732_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17462.18-17462.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17462.14-17466.8" */ rules_37_io_Chan2_out_3_Cmd : _GEN_1642;
  assign _0733_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17460.18-17460.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17460.14-17466.8" */ rules_38_io_Chan2_out_3_Cmd : _0732_;
  assign _0734_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17458.18-17458.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17458.14-17466.8" */ rules_39_io_Chan2_out_3_Cmd : _0733_;
  assign _0049_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17456.9-17456.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17456.5-17466.8" */ rules_40_io_Chan2_out_3_Cmd : _0734_;
  assign _0735_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17451.18-17451.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17451.14-17455.8" */ rules_37_io_Chan2_out_2_Data : _GEN_1641;
  assign _0736_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17449.18-17449.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17449.14-17455.8" */ rules_38_io_Chan2_out_2_Data : _0735_;
  assign _0737_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17447.18-17447.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17447.14-17455.8" */ rules_39_io_Chan2_out_2_Data : _0736_;
  assign _0048_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17445.9-17445.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17445.5-17455.8" */ rules_40_io_Chan2_out_2_Data : _0737_;
  assign _0738_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17440.18-17440.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17440.14-17444.8" */ rules_37_io_Chan2_out_2_Cmd : _GEN_1640;
  assign _0739_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17438.18-17438.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17438.14-17444.8" */ rules_38_io_Chan2_out_2_Cmd : _0738_;
  assign _0740_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17436.18-17436.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17436.14-17444.8" */ rules_39_io_Chan2_out_2_Cmd : _0739_;
  assign _0047_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17434.9-17434.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17434.5-17444.8" */ rules_40_io_Chan2_out_2_Cmd : _0740_;
  assign _0741_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17429.18-17429.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17429.14-17433.8" */ rules_37_io_Chan2_out_1_Data : _GEN_1639;
  assign _0742_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17427.18-17427.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17427.14-17433.8" */ rules_38_io_Chan2_out_1_Data : _0741_;
  assign _0743_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17425.18-17425.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17425.14-17433.8" */ rules_39_io_Chan2_out_1_Data : _0742_;
  assign _0046_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17423.9-17423.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17423.5-17433.8" */ rules_40_io_Chan2_out_1_Data : _0743_;
  assign _0744_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17418.18-17418.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17418.14-17422.8" */ rules_37_io_Chan2_out_1_Cmd : _GEN_1638;
  assign _0745_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17416.18-17416.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17416.14-17422.8" */ rules_38_io_Chan2_out_1_Cmd : _0744_;
  assign _0746_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17414.18-17414.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17414.14-17422.8" */ rules_39_io_Chan2_out_1_Cmd : _0745_;
  assign _0045_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17412.9-17412.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17412.5-17422.8" */ rules_40_io_Chan2_out_1_Cmd : _0746_;
  assign _0747_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17407.18-17407.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17407.14-17411.8" */ rules_37_io_Chan2_out_0_Data : _GEN_1637;
  assign _0748_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17405.18-17405.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17405.14-17411.8" */ rules_38_io_Chan2_out_0_Data : _0747_;
  assign _0749_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17403.18-17403.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17403.14-17411.8" */ rules_39_io_Chan2_out_0_Data : _0748_;
  assign _0044_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17401.9-17401.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17401.5-17411.8" */ rules_40_io_Chan2_out_0_Data : _0749_;
  assign _0750_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17396.18-17396.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17396.14-17400.8" */ rules_37_io_Chan2_out_0_Cmd : _GEN_1636;
  assign _0751_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17394.18-17394.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17394.14-17400.8" */ rules_38_io_Chan2_out_0_Cmd : _0750_;
  assign _0752_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17392.18-17392.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17392.14-17400.8" */ rules_39_io_Chan2_out_0_Cmd : _0751_;
  assign _0043_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17390.9-17390.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17390.5-17400.8" */ rules_40_io_Chan2_out_0_Cmd : _0752_;
  assign _0753_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17385.18-17385.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17385.14-17389.8" */ rules_37_io_Chan1_out_3_Data : _GEN_1635;
  assign _0754_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17383.18-17383.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17383.14-17389.8" */ rules_38_io_Chan1_out_3_Data : _0753_;
  assign _0755_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17381.18-17381.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17381.14-17389.8" */ rules_39_io_Chan1_out_3_Data : _0754_;
  assign _0042_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17379.9-17379.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17379.5-17389.8" */ rules_40_io_Chan1_out_3_Data : _0755_;
  assign _0756_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17374.18-17374.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17374.14-17378.8" */ rules_37_io_Chan1_out_3_Cmd : _GEN_1634;
  assign _0757_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17372.18-17372.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17372.14-17378.8" */ rules_38_io_Chan1_out_3_Cmd : _0756_;
  assign _0758_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17370.18-17370.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17370.14-17378.8" */ rules_39_io_Chan1_out_3_Cmd : _0757_;
  assign _0041_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17368.9-17368.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17368.5-17378.8" */ rules_40_io_Chan1_out_3_Cmd : _0758_;
  assign _0759_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17363.18-17363.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17363.14-17367.8" */ rules_37_io_Chan1_out_2_Data : _GEN_1633;
  assign _0760_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17361.18-17361.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17361.14-17367.8" */ rules_38_io_Chan1_out_2_Data : _0759_;
  assign _0761_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17359.18-17359.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17359.14-17367.8" */ rules_39_io_Chan1_out_2_Data : _0760_;
  assign _0040_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17357.9-17357.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17357.5-17367.8" */ rules_40_io_Chan1_out_2_Data : _0761_;
  assign _0762_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17352.18-17352.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17352.14-17356.8" */ rules_37_io_Chan1_out_2_Cmd : _GEN_1632;
  assign _0763_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17350.18-17350.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17350.14-17356.8" */ rules_38_io_Chan1_out_2_Cmd : _0762_;
  assign _0764_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17348.18-17348.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17348.14-17356.8" */ rules_39_io_Chan1_out_2_Cmd : _0763_;
  assign _0039_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17346.9-17346.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17346.5-17356.8" */ rules_40_io_Chan1_out_2_Cmd : _0764_;
  assign _0765_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17341.18-17341.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17341.14-17345.8" */ rules_37_io_Chan1_out_1_Data : _GEN_1631;
  assign _0766_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17339.18-17339.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17339.14-17345.8" */ rules_38_io_Chan1_out_1_Data : _0765_;
  assign _0767_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17337.18-17337.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17337.14-17345.8" */ rules_39_io_Chan1_out_1_Data : _0766_;
  assign _0038_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17335.9-17335.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17335.5-17345.8" */ rules_40_io_Chan1_out_1_Data : _0767_;
  assign _0768_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17330.18-17330.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17330.14-17334.8" */ rules_37_io_Chan1_out_1_Cmd : _GEN_1630;
  assign _0769_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17328.18-17328.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17328.14-17334.8" */ rules_38_io_Chan1_out_1_Cmd : _0768_;
  assign _0770_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17326.18-17326.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17326.14-17334.8" */ rules_39_io_Chan1_out_1_Cmd : _0769_;
  assign _0037_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17324.9-17324.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17324.5-17334.8" */ rules_40_io_Chan1_out_1_Cmd : _0770_;
  assign _0771_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17319.18-17319.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17319.14-17323.8" */ rules_37_io_Chan1_out_0_Data : _GEN_1629;
  assign _0772_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17317.18-17317.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17317.14-17323.8" */ rules_38_io_Chan1_out_0_Data : _0771_;
  assign _0773_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17315.18-17315.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17315.14-17323.8" */ rules_39_io_Chan1_out_0_Data : _0772_;
  assign _0036_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17313.9-17313.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17313.5-17323.8" */ rules_40_io_Chan1_out_0_Data : _0773_;
  assign _0774_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17308.18-17308.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17308.14-17312.8" */ rules_37_io_Chan1_out_0_Cmd : _GEN_1628;
  assign _0775_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17306.18-17306.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17306.14-17312.8" */ rules_38_io_Chan1_out_0_Cmd : _0774_;
  assign _0776_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17304.18-17304.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17304.14-17312.8" */ rules_39_io_Chan1_out_0_Cmd : _0775_;
  assign _0035_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17302.9-17302.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17302.5-17312.8" */ rules_40_io_Chan1_out_0_Cmd : _0776_;
  assign _0777_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17297.18-17297.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17297.14-17301.8" */ rules_37_io_Cache_out_3_Data : _GEN_1627;
  assign _0778_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17295.18-17295.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17295.14-17301.8" */ rules_38_io_Cache_out_3_Data : _0777_;
  assign _0779_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17293.18-17293.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17293.14-17301.8" */ rules_39_io_Cache_out_3_Data : _0778_;
  assign _0033_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17291.9-17291.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17291.5-17301.8" */ rules_40_io_Cache_out_3_Data : _0779_;
  assign _0780_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17286.18-17286.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17286.14-17290.8" */ rules_37_io_Cache_out_3_State : _GEN_1626;
  assign _0781_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17284.18-17284.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17284.14-17290.8" */ rules_38_io_Cache_out_3_State : _0780_;
  assign _0782_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17282.18-17282.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17282.14-17290.8" */ rules_39_io_Cache_out_3_State : _0781_;
  assign _0034_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17280.9-17280.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17280.5-17290.8" */ rules_40_io_Cache_out_3_State : _0782_;
  assign _0783_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17275.18-17275.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17275.14-17279.8" */ rules_37_io_Cache_out_2_Data : _GEN_1625;
  assign _0784_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17273.18-17273.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17273.14-17279.8" */ rules_38_io_Cache_out_2_Data : _0783_;
  assign _0785_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17271.18-17271.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17271.14-17279.8" */ rules_39_io_Cache_out_2_Data : _0784_;
  assign _0031_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17269.9-17269.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17269.5-17279.8" */ rules_40_io_Cache_out_2_Data : _0785_;
  assign _0786_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17264.18-17264.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17264.14-17268.8" */ rules_37_io_Cache_out_2_State : _GEN_1624;
  assign _0787_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17262.18-17262.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17262.14-17268.8" */ rules_38_io_Cache_out_2_State : _0786_;
  assign _0788_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17260.18-17260.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17260.14-17268.8" */ rules_39_io_Cache_out_2_State : _0787_;
  assign _0032_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17258.9-17258.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17258.5-17268.8" */ rules_40_io_Cache_out_2_State : _0788_;
  assign _0789_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17253.18-17253.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17253.14-17257.8" */ rules_37_io_Cache_out_1_Data : _GEN_1623;
  assign _0790_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17251.18-17251.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17251.14-17257.8" */ rules_38_io_Cache_out_1_Data : _0789_;
  assign _0791_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17249.18-17249.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17249.14-17257.8" */ rules_39_io_Cache_out_1_Data : _0790_;
  assign _0029_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17247.9-17247.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17247.5-17257.8" */ rules_40_io_Cache_out_1_Data : _0791_;
  assign _0792_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17242.18-17242.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17242.14-17246.8" */ rules_37_io_Cache_out_1_State : _GEN_1622;
  assign _0793_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17240.18-17240.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17240.14-17246.8" */ rules_38_io_Cache_out_1_State : _0792_;
  assign _0794_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17238.18-17238.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17238.14-17246.8" */ rules_39_io_Cache_out_1_State : _0793_;
  assign _0030_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17236.9-17236.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17236.5-17246.8" */ rules_40_io_Cache_out_1_State : _0794_;
  assign _0795_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17231.18-17231.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17231.14-17235.8" */ rules_37_io_Cache_out_0_Data : _GEN_1621;
  assign _0796_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17229.18-17229.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17229.14-17235.8" */ rules_38_io_Cache_out_0_Data : _0795_;
  assign _0797_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17227.18-17227.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17227.14-17235.8" */ rules_39_io_Cache_out_0_Data : _0796_;
  assign _0027_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17225.9-17225.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17225.5-17235.8" */ rules_40_io_Cache_out_0_Data : _0797_;
  assign _0798_ = _T_74 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17220.18-17220.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17220.14-17224.8" */ rules_37_io_Cache_out_0_State : _GEN_1620;
  assign _0799_ = _T_76 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17218.18-17218.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17218.14-17224.8" */ rules_38_io_Cache_out_0_State : _0798_;
  assign _0800_ = _T_78 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17216.18-17216.23|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17216.14-17224.8" */ rules_39_io_Cache_out_0_State : _0799_;
  assign _0028_ = _T_80 ? /* full_case = 32'd1 */ /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17214.9-17214.14|/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:17214.5-17224.8" */ rules_40_io_Cache_out_0_State : _0800_;
  assign _GEN_232 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10000.25-10000.71" */ rules_5_io_Cache_out_3_Data : _GEN_187;
  assign _GEN_233 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10001.25-10001.70" */ rules_5_io_Chan1_out_0_Cmd : _GEN_188;
  assign _GEN_234 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10002.25-10002.71" */ rules_5_io_Chan1_out_0_Data : _GEN_189;
  assign _GEN_235 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10003.25-10003.70" */ rules_5_io_Chan1_out_1_Cmd : _GEN_190;
  assign _GEN_236 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10004.25-10004.71" */ rules_5_io_Chan1_out_1_Data : _GEN_191;
  assign _GEN_237 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10005.25-10005.70" */ rules_5_io_Chan1_out_2_Cmd : _GEN_192;
  assign _GEN_238 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10006.25-10006.71" */ rules_5_io_Chan1_out_2_Data : _GEN_193;
  assign _GEN_239 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10007.25-10007.70" */ rules_5_io_Chan1_out_3_Cmd : _GEN_194;
  assign _GEN_240 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10008.25-10008.71" */ rules_5_io_Chan1_out_3_Data : _GEN_195;
  assign _GEN_241 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10009.25-10009.70" */ rules_5_io_Chan2_out_0_Cmd : _GEN_196;
  assign _GEN_242 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10010.25-10010.71" */ rules_5_io_Chan2_out_0_Data : _GEN_197;
  assign _GEN_243 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10011.25-10011.70" */ rules_5_io_Chan2_out_1_Cmd : _GEN_198;
  assign _GEN_244 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10012.25-10012.71" */ rules_5_io_Chan2_out_1_Data : _GEN_199;
  assign _GEN_245 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10013.25-10013.70" */ rules_5_io_Chan2_out_2_Cmd : _GEN_200;
  assign _GEN_246 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10014.25-10014.71" */ rules_5_io_Chan2_out_2_Data : _GEN_201;
  assign _GEN_247 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10015.25-10015.70" */ rules_5_io_Chan2_out_3_Cmd : _GEN_202;
  assign _GEN_248 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10016.25-10016.71" */ rules_5_io_Chan2_out_3_Data : _GEN_203;
  assign _GEN_249 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10017.25-10017.70" */ rules_5_io_Chan3_out_0_Cmd : _GEN_204;
  assign _GEN_250 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10018.25-10018.71" */ rules_5_io_Chan3_out_0_Data : _GEN_205;
  assign _GEN_251 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10019.25-10019.70" */ rules_5_io_Chan3_out_1_Cmd : _GEN_206;
  assign _GEN_252 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10020.25-10020.71" */ rules_5_io_Chan3_out_1_Data : _GEN_207;
  assign _GEN_253 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10021.25-10021.70" */ rules_5_io_Chan3_out_2_Cmd : _GEN_208;
  assign _GEN_254 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10022.25-10022.71" */ rules_5_io_Chan3_out_2_Data : _GEN_209;
  assign _GEN_255 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10023.25-10023.70" */ rules_5_io_Chan3_out_3_Cmd : _GEN_210;
  assign _GEN_256 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10024.25-10024.71" */ rules_5_io_Chan3_out_3_Data : _GEN_211;
  assign _GEN_257 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10025.20-10025.62" */ rules_5_io_InvSet_out_0 : _GEN_212;
  assign _GEN_258 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10026.20-10026.62" */ rules_5_io_InvSet_out_1 : _GEN_213;
  assign _GEN_259 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10027.20-10027.62" */ rules_5_io_InvSet_out_2 : _GEN_214;
  assign _GEN_260 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10028.20-10028.62" */ rules_5_io_InvSet_out_3 : _GEN_215;
  assign _GEN_261 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10029.20-10029.62" */ rules_5_io_ShrSet_out_0 : _GEN_216;
  assign _GEN_262 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10030.20-10030.62" */ rules_5_io_ShrSet_out_1 : _GEN_217;
  assign _GEN_263 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10031.20-10031.62" */ rules_5_io_ShrSet_out_2 : _GEN_218;
  assign _GEN_264 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10032.20-10032.62" */ rules_5_io_ShrSet_out_3 : _GEN_219;
  assign _GEN_265 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10033.20-10033.60" */ rules_5_io_ExGntd_out : _GEN_220;
  assign _GEN_266 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10034.25-10034.65" */ rules_5_io_CurCmd_out : _GEN_221;
  assign _GEN_267 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10035.25-10035.65" */ rules_5_io_CurPtr_out : _GEN_222;
  assign _GEN_268 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10036.25-10036.66" */ rules_5_io_MemData_out : _GEN_223;
  assign _GEN_269 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10037.25-10037.66" */ rules_5_io_AuxData_out : _GEN_224;
  assign _GEN_270 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10039.25-10039.72" */ rules_6_io_Cache_out_0_State : _GEN_225;
  assign _GEN_271 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10040.25-10040.71" */ rules_6_io_Cache_out_0_Data : _GEN_226;
  assign _GEN_272 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10041.25-10041.72" */ rules_6_io_Cache_out_1_State : _GEN_227;
  assign _GEN_273 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10042.25-10042.71" */ rules_6_io_Cache_out_1_Data : _GEN_228;
  assign _GEN_274 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10043.25-10043.72" */ rules_6_io_Cache_out_2_State : _GEN_229;
  assign _GEN_275 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10044.25-10044.71" */ rules_6_io_Cache_out_2_Data : _GEN_230;
  assign _GEN_276 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10045.25-10045.72" */ rules_6_io_Cache_out_3_State : _GEN_231;
  assign _GEN_277 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10046.25-10046.71" */ rules_6_io_Cache_out_3_Data : _GEN_232;
  assign _GEN_278 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10047.25-10047.70" */ rules_6_io_Chan1_out_0_Cmd : _GEN_233;
  assign _GEN_279 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10048.25-10048.71" */ rules_6_io_Chan1_out_0_Data : _GEN_234;
  assign _GEN_280 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10049.25-10049.70" */ rules_6_io_Chan1_out_1_Cmd : _GEN_235;
  assign _GEN_281 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10050.25-10050.71" */ rules_6_io_Chan1_out_1_Data : _GEN_236;
  assign _GEN_282 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10051.25-10051.70" */ rules_6_io_Chan1_out_2_Cmd : _GEN_237;
  assign _GEN_283 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10052.25-10052.71" */ rules_6_io_Chan1_out_2_Data : _GEN_238;
  assign _GEN_284 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10053.25-10053.70" */ rules_6_io_Chan1_out_3_Cmd : _GEN_239;
  assign _GEN_285 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10054.25-10054.71" */ rules_6_io_Chan1_out_3_Data : _GEN_240;
  assign _GEN_286 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10055.25-10055.70" */ rules_6_io_Chan2_out_0_Cmd : _GEN_241;
  assign _GEN_287 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10056.25-10056.71" */ rules_6_io_Chan2_out_0_Data : _GEN_242;
  assign _GEN_288 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10057.25-10057.70" */ rules_6_io_Chan2_out_1_Cmd : _GEN_243;
  assign _GEN_289 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10058.25-10058.71" */ rules_6_io_Chan2_out_1_Data : _GEN_244;
  assign _GEN_290 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10059.25-10059.70" */ rules_6_io_Chan2_out_2_Cmd : _GEN_245;
  assign _GEN_291 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10060.25-10060.71" */ rules_6_io_Chan2_out_2_Data : _GEN_246;
  assign _GEN_292 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10061.25-10061.70" */ rules_6_io_Chan2_out_3_Cmd : _GEN_247;
  assign _GEN_293 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10062.25-10062.71" */ rules_6_io_Chan2_out_3_Data : _GEN_248;
  assign _GEN_294 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10063.25-10063.70" */ rules_6_io_Chan3_out_0_Cmd : _GEN_249;
  assign _GEN_295 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10064.25-10064.71" */ rules_6_io_Chan3_out_0_Data : _GEN_250;
  assign _GEN_296 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10065.25-10065.70" */ rules_6_io_Chan3_out_1_Cmd : _GEN_251;
  assign _GEN_297 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10066.25-10066.71" */ rules_6_io_Chan3_out_1_Data : _GEN_252;
  assign _GEN_298 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10067.25-10067.70" */ rules_6_io_Chan3_out_2_Cmd : _GEN_253;
  assign _GEN_299 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10068.25-10068.71" */ rules_6_io_Chan3_out_2_Data : _GEN_254;
  assign _GEN_300 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10069.25-10069.70" */ rules_6_io_Chan3_out_3_Cmd : _GEN_255;
  assign _GEN_301 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10070.25-10070.71" */ rules_6_io_Chan3_out_3_Data : _GEN_256;
  assign _GEN_302 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10071.20-10071.62" */ rules_6_io_InvSet_out_0 : _GEN_257;
  assign _GEN_303 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10072.20-10072.62" */ rules_6_io_InvSet_out_1 : _GEN_258;
  assign _GEN_304 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10073.20-10073.62" */ rules_6_io_InvSet_out_2 : _GEN_259;
  assign _GEN_305 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10074.20-10074.62" */ rules_6_io_InvSet_out_3 : _GEN_260;
  assign _GEN_306 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10075.20-10075.62" */ rules_6_io_ShrSet_out_0 : _GEN_261;
  assign _GEN_307 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10076.20-10076.62" */ rules_6_io_ShrSet_out_1 : _GEN_262;
  assign _GEN_308 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10077.20-10077.62" */ rules_6_io_ShrSet_out_2 : _GEN_263;
  assign _GEN_309 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10078.20-10078.62" */ rules_6_io_ShrSet_out_3 : _GEN_264;
  assign _GEN_310 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10079.20-10079.60" */ rules_6_io_ExGntd_out : _GEN_265;
  assign _GEN_311 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10080.25-10080.65" */ rules_6_io_CurCmd_out : _GEN_266;
  assign _GEN_312 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10081.25-10081.65" */ rules_6_io_CurPtr_out : _GEN_267;
  assign _GEN_313 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10082.25-10082.66" */ rules_6_io_MemData_out : _GEN_268;
  assign _GEN_314 = _T_12 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10083.25-10083.66" */ rules_6_io_AuxData_out : _GEN_269;
  assign _GEN_315 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10085.25-10085.72" */ rules_7_io_Cache_out_0_State : _GEN_270;
  assign _GEN_316 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10086.25-10086.71" */ rules_7_io_Cache_out_0_Data : _GEN_271;
  assign _GEN_317 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10087.25-10087.72" */ rules_7_io_Cache_out_1_State : _GEN_272;
  assign _GEN_318 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10088.25-10088.71" */ rules_7_io_Cache_out_1_Data : _GEN_273;
  assign _GEN_319 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10089.25-10089.72" */ rules_7_io_Cache_out_2_State : _GEN_274;
  assign _GEN_320 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10090.25-10090.71" */ rules_7_io_Cache_out_2_Data : _GEN_275;
  assign _GEN_321 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10091.25-10091.72" */ rules_7_io_Cache_out_3_State : _GEN_276;
  assign _GEN_322 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10092.25-10092.71" */ rules_7_io_Cache_out_3_Data : _GEN_277;
  assign _GEN_323 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10093.25-10093.70" */ rules_7_io_Chan1_out_0_Cmd : _GEN_278;
  assign _GEN_324 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10094.25-10094.71" */ rules_7_io_Chan1_out_0_Data : _GEN_279;
  assign _GEN_325 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10095.25-10095.70" */ rules_7_io_Chan1_out_1_Cmd : _GEN_280;
  assign _GEN_326 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10096.25-10096.71" */ rules_7_io_Chan1_out_1_Data : _GEN_281;
  assign _GEN_327 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10097.25-10097.70" */ rules_7_io_Chan1_out_2_Cmd : _GEN_282;
  assign _GEN_328 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10098.25-10098.71" */ rules_7_io_Chan1_out_2_Data : _GEN_283;
  assign _GEN_329 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10099.25-10099.70" */ rules_7_io_Chan1_out_3_Cmd : _GEN_284;
  assign _GEN_330 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10100.25-10100.71" */ rules_7_io_Chan1_out_3_Data : _GEN_285;
  assign _GEN_331 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10101.25-10101.70" */ rules_7_io_Chan2_out_0_Cmd : _GEN_286;
  assign _GEN_332 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10102.25-10102.71" */ rules_7_io_Chan2_out_0_Data : _GEN_287;
  assign _GEN_333 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10103.25-10103.70" */ rules_7_io_Chan2_out_1_Cmd : _GEN_288;
  assign _GEN_334 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10104.25-10104.71" */ rules_7_io_Chan2_out_1_Data : _GEN_289;
  assign _GEN_335 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10105.25-10105.70" */ rules_7_io_Chan2_out_2_Cmd : _GEN_290;
  assign _GEN_336 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10106.25-10106.71" */ rules_7_io_Chan2_out_2_Data : _GEN_291;
  assign _GEN_337 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10107.25-10107.70" */ rules_7_io_Chan2_out_3_Cmd : _GEN_292;
  assign _GEN_338 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10108.25-10108.71" */ rules_7_io_Chan2_out_3_Data : _GEN_293;
  assign _GEN_339 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10109.25-10109.70" */ rules_7_io_Chan3_out_0_Cmd : _GEN_294;
  assign _GEN_340 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10110.25-10110.71" */ rules_7_io_Chan3_out_0_Data : _GEN_295;
  assign _GEN_341 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10111.25-10111.70" */ rules_7_io_Chan3_out_1_Cmd : _GEN_296;
  assign _GEN_342 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10112.25-10112.71" */ rules_7_io_Chan3_out_1_Data : _GEN_297;
  assign _GEN_343 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10113.25-10113.70" */ rules_7_io_Chan3_out_2_Cmd : _GEN_298;
  assign _GEN_344 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10114.25-10114.71" */ rules_7_io_Chan3_out_2_Data : _GEN_299;
  assign _GEN_345 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10115.25-10115.70" */ rules_7_io_Chan3_out_3_Cmd : _GEN_300;
  assign _GEN_346 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10116.25-10116.71" */ rules_7_io_Chan3_out_3_Data : _GEN_301;
  assign _GEN_347 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10117.20-10117.62" */ rules_7_io_InvSet_out_0 : _GEN_302;
  assign _GEN_348 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10118.20-10118.62" */ rules_7_io_InvSet_out_1 : _GEN_303;
  assign _GEN_349 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10119.20-10119.62" */ rules_7_io_InvSet_out_2 : _GEN_304;
  assign _GEN_350 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10120.20-10120.62" */ rules_7_io_InvSet_out_3 : _GEN_305;
  assign _GEN_351 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10121.20-10121.62" */ rules_7_io_ShrSet_out_0 : _GEN_306;
  assign _GEN_352 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10122.20-10122.62" */ rules_7_io_ShrSet_out_1 : _GEN_307;
  assign _GEN_353 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10123.20-10123.62" */ rules_7_io_ShrSet_out_2 : _GEN_308;
  assign _GEN_354 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10124.20-10124.62" */ rules_7_io_ShrSet_out_3 : _GEN_309;
  assign _GEN_355 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10125.20-10125.60" */ rules_7_io_ExGntd_out : _GEN_310;
  assign _GEN_356 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10126.25-10126.65" */ rules_7_io_CurCmd_out : _GEN_311;
  assign _GEN_357 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10127.25-10127.65" */ rules_7_io_CurPtr_out : _GEN_312;
  assign _GEN_358 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10128.25-10128.66" */ rules_7_io_MemData_out : _GEN_313;
  assign _GEN_359 = _T_14 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10129.25-10129.66" */ rules_7_io_AuxData_out : _GEN_314;
  assign _GEN_360 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10131.25-10131.72" */ rules_8_io_Cache_out_0_State : _GEN_315;
  assign _GEN_361 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10132.25-10132.71" */ rules_8_io_Cache_out_0_Data : _GEN_316;
  assign _GEN_362 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10133.25-10133.72" */ rules_8_io_Cache_out_1_State : _GEN_317;
  assign _GEN_363 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10134.25-10134.71" */ rules_8_io_Cache_out_1_Data : _GEN_318;
  assign _GEN_364 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10135.25-10135.72" */ rules_8_io_Cache_out_2_State : _GEN_319;
  assign _GEN_365 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10136.25-10136.71" */ rules_8_io_Cache_out_2_Data : _GEN_320;
  assign _GEN_366 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10137.25-10137.72" */ rules_8_io_Cache_out_3_State : _GEN_321;
  assign _GEN_367 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10138.25-10138.71" */ rules_8_io_Cache_out_3_Data : _GEN_322;
  assign _GEN_368 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10139.25-10139.70" */ rules_8_io_Chan1_out_0_Cmd : _GEN_323;
  assign _GEN_369 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10140.25-10140.71" */ rules_8_io_Chan1_out_0_Data : _GEN_324;
  assign _GEN_370 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10141.25-10141.70" */ rules_8_io_Chan1_out_1_Cmd : _GEN_325;
  assign _GEN_371 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10142.25-10142.71" */ rules_8_io_Chan1_out_1_Data : _GEN_326;
  assign _GEN_372 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10143.25-10143.70" */ rules_8_io_Chan1_out_2_Cmd : _GEN_327;
  assign _GEN_373 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10144.25-10144.71" */ rules_8_io_Chan1_out_2_Data : _GEN_328;
  assign _GEN_374 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10145.25-10145.70" */ rules_8_io_Chan1_out_3_Cmd : _GEN_329;
  assign _GEN_375 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10146.25-10146.71" */ rules_8_io_Chan1_out_3_Data : _GEN_330;
  assign _GEN_376 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10147.25-10147.70" */ rules_8_io_Chan2_out_0_Cmd : _GEN_331;
  assign _GEN_377 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10148.25-10148.71" */ rules_8_io_Chan2_out_0_Data : _GEN_332;
  assign _GEN_378 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10149.25-10149.70" */ rules_8_io_Chan2_out_1_Cmd : _GEN_333;
  assign _GEN_379 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10150.25-10150.71" */ rules_8_io_Chan2_out_1_Data : _GEN_334;
  assign _GEN_380 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10151.25-10151.70" */ rules_8_io_Chan2_out_2_Cmd : _GEN_335;
  assign _GEN_381 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10152.25-10152.71" */ rules_8_io_Chan2_out_2_Data : _GEN_336;
  assign _GEN_382 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10153.25-10153.70" */ rules_8_io_Chan2_out_3_Cmd : _GEN_337;
  assign _GEN_383 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10154.25-10154.71" */ rules_8_io_Chan2_out_3_Data : _GEN_338;
  assign _GEN_384 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10155.25-10155.70" */ rules_8_io_Chan3_out_0_Cmd : _GEN_339;
  assign _GEN_385 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10156.25-10156.71" */ rules_8_io_Chan3_out_0_Data : _GEN_340;
  assign _GEN_386 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10157.25-10157.70" */ rules_8_io_Chan3_out_1_Cmd : _GEN_341;
  assign _GEN_387 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10158.25-10158.71" */ rules_8_io_Chan3_out_1_Data : _GEN_342;
  assign _GEN_388 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10159.25-10159.70" */ rules_8_io_Chan3_out_2_Cmd : _GEN_343;
  assign _GEN_389 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10160.25-10160.71" */ rules_8_io_Chan3_out_2_Data : _GEN_344;
  assign _GEN_390 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10161.25-10161.70" */ rules_8_io_Chan3_out_3_Cmd : _GEN_345;
  assign _GEN_391 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10162.25-10162.71" */ rules_8_io_Chan3_out_3_Data : _GEN_346;
  assign _GEN_392 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10163.20-10163.62" */ rules_8_io_InvSet_out_0 : _GEN_347;
  assign _GEN_393 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10164.20-10164.62" */ rules_8_io_InvSet_out_1 : _GEN_348;
  assign _GEN_394 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10165.20-10165.62" */ rules_8_io_InvSet_out_2 : _GEN_349;
  assign _GEN_395 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10166.20-10166.62" */ rules_8_io_InvSet_out_3 : _GEN_350;
  assign _GEN_396 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10167.20-10167.62" */ rules_8_io_ShrSet_out_0 : _GEN_351;
  assign _GEN_397 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10168.20-10168.62" */ rules_8_io_ShrSet_out_1 : _GEN_352;
  assign _GEN_398 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10169.20-10169.62" */ rules_8_io_ShrSet_out_2 : _GEN_353;
  assign _GEN_399 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10170.20-10170.62" */ rules_8_io_ShrSet_out_3 : _GEN_354;
  assign _GEN_400 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10171.20-10171.60" */ rules_8_io_ExGntd_out : _GEN_355;
  assign _GEN_401 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10172.25-10172.65" */ rules_8_io_CurCmd_out : _GEN_356;
  assign _GEN_402 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10173.25-10173.65" */ rules_8_io_CurPtr_out : _GEN_357;
  assign _GEN_403 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10174.25-10174.66" */ rules_8_io_MemData_out : _GEN_358;
  assign _GEN_404 = _T_16 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10175.25-10175.66" */ rules_8_io_AuxData_out : _GEN_359;
  assign _GEN_405 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10177.25-10177.72" */ rules_9_io_Cache_out_0_State : _GEN_360;
  assign _GEN_406 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10178.25-10178.71" */ rules_9_io_Cache_out_0_Data : _GEN_361;
  assign _GEN_407 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10179.25-10179.72" */ rules_9_io_Cache_out_1_State : _GEN_362;
  assign _GEN_408 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10180.25-10180.71" */ rules_9_io_Cache_out_1_Data : _GEN_363;
  assign _GEN_409 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10181.25-10181.72" */ rules_9_io_Cache_out_2_State : _GEN_364;
  assign _GEN_410 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10182.25-10182.71" */ rules_9_io_Cache_out_2_Data : _GEN_365;
  assign _GEN_411 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10183.25-10183.72" */ rules_9_io_Cache_out_3_State : _GEN_366;
  assign _GEN_412 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10184.25-10184.71" */ rules_9_io_Cache_out_3_Data : _GEN_367;
  assign _GEN_413 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10185.25-10185.70" */ rules_9_io_Chan1_out_0_Cmd : _GEN_368;
  assign _GEN_414 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10186.25-10186.71" */ rules_9_io_Chan1_out_0_Data : _GEN_369;
  assign _GEN_415 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10187.25-10187.70" */ rules_9_io_Chan1_out_1_Cmd : _GEN_370;
  assign _GEN_416 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10188.25-10188.71" */ rules_9_io_Chan1_out_1_Data : _GEN_371;
  assign _GEN_417 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10189.25-10189.70" */ rules_9_io_Chan1_out_2_Cmd : _GEN_372;
  assign _GEN_418 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10190.25-10190.71" */ rules_9_io_Chan1_out_2_Data : _GEN_373;
  assign _GEN_419 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10191.25-10191.70" */ rules_9_io_Chan1_out_3_Cmd : _GEN_374;
  assign _GEN_420 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10192.25-10192.71" */ rules_9_io_Chan1_out_3_Data : _GEN_375;
  assign _GEN_421 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10193.25-10193.70" */ rules_9_io_Chan2_out_0_Cmd : _GEN_376;
  assign _GEN_422 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10194.25-10194.71" */ rules_9_io_Chan2_out_0_Data : _GEN_377;
  assign _GEN_423 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10195.25-10195.70" */ rules_9_io_Chan2_out_1_Cmd : _GEN_378;
  assign _GEN_424 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10196.25-10196.71" */ rules_9_io_Chan2_out_1_Data : _GEN_379;
  assign _GEN_425 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10197.25-10197.70" */ rules_9_io_Chan2_out_2_Cmd : _GEN_380;
  assign _GEN_426 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10198.25-10198.71" */ rules_9_io_Chan2_out_2_Data : _GEN_381;
  assign _GEN_427 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10199.25-10199.70" */ rules_9_io_Chan2_out_3_Cmd : _GEN_382;
  assign _GEN_428 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10200.25-10200.71" */ rules_9_io_Chan2_out_3_Data : _GEN_383;
  assign _GEN_429 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10201.25-10201.70" */ rules_9_io_Chan3_out_0_Cmd : _GEN_384;
  assign _GEN_430 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10202.25-10202.71" */ rules_9_io_Chan3_out_0_Data : _GEN_385;
  assign _GEN_431 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10203.25-10203.70" */ rules_9_io_Chan3_out_1_Cmd : _GEN_386;
  assign _GEN_432 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10204.25-10204.71" */ rules_9_io_Chan3_out_1_Data : _GEN_387;
  assign _GEN_433 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10205.25-10205.70" */ rules_9_io_Chan3_out_2_Cmd : _GEN_388;
  assign _GEN_434 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10206.25-10206.71" */ rules_9_io_Chan3_out_2_Data : _GEN_389;
  assign _GEN_435 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10207.25-10207.70" */ rules_9_io_Chan3_out_3_Cmd : _GEN_390;
  assign _GEN_436 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10208.25-10208.71" */ rules_9_io_Chan3_out_3_Data : _GEN_391;
  assign _GEN_437 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10209.20-10209.62" */ rules_9_io_InvSet_out_0 : _GEN_392;
  assign _GEN_438 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10210.20-10210.62" */ rules_9_io_InvSet_out_1 : _GEN_393;
  assign _GEN_439 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10211.20-10211.62" */ rules_9_io_InvSet_out_2 : _GEN_394;
  assign _GEN_440 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10212.20-10212.62" */ rules_9_io_InvSet_out_3 : _GEN_395;
  assign _GEN_441 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10213.20-10213.62" */ rules_9_io_ShrSet_out_0 : _GEN_396;
  assign _GEN_442 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10214.20-10214.62" */ rules_9_io_ShrSet_out_1 : _GEN_397;
  assign _GEN_443 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10215.20-10215.62" */ rules_9_io_ShrSet_out_2 : _GEN_398;
  assign _GEN_444 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10216.20-10216.62" */ rules_9_io_ShrSet_out_3 : _GEN_399;
  assign _GEN_445 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10217.20-10217.60" */ rules_9_io_ExGntd_out : _GEN_400;
  assign _GEN_446 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10218.25-10218.65" */ rules_9_io_CurCmd_out : _GEN_401;
  assign _GEN_447 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10219.25-10219.65" */ rules_9_io_CurPtr_out : _GEN_402;
  assign _GEN_448 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10220.25-10220.66" */ rules_9_io_MemData_out : _GEN_403;
  assign _GEN_449 = _T_18 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10221.25-10221.66" */ rules_9_io_AuxData_out : _GEN_404;
  assign _GEN_450 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10223.25-10223.73" */ rules_10_io_Cache_out_0_State : _GEN_405;
  assign _GEN_451 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10224.25-10224.72" */ rules_10_io_Cache_out_0_Data : _GEN_406;
  assign _GEN_452 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10225.25-10225.73" */ rules_10_io_Cache_out_1_State : _GEN_407;
  assign _GEN_453 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10226.25-10226.72" */ rules_10_io_Cache_out_1_Data : _GEN_408;
  assign _GEN_454 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10227.25-10227.73" */ rules_10_io_Cache_out_2_State : _GEN_409;
  assign _GEN_455 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10228.25-10228.72" */ rules_10_io_Cache_out_2_Data : _GEN_410;
  assign _GEN_456 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10229.25-10229.73" */ rules_10_io_Cache_out_3_State : _GEN_411;
  assign _GEN_457 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10230.25-10230.72" */ rules_10_io_Cache_out_3_Data : _GEN_412;
  assign _GEN_458 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10231.25-10231.71" */ rules_10_io_Chan1_out_0_Cmd : _GEN_413;
  assign _GEN_459 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10232.25-10232.72" */ rules_10_io_Chan1_out_0_Data : _GEN_414;
  assign _GEN_460 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10233.25-10233.71" */ rules_10_io_Chan1_out_1_Cmd : _GEN_415;
  assign _GEN_461 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10234.25-10234.72" */ rules_10_io_Chan1_out_1_Data : _GEN_416;
  assign _GEN_462 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10235.25-10235.71" */ rules_10_io_Chan1_out_2_Cmd : _GEN_417;
  assign _GEN_463 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10236.25-10236.72" */ rules_10_io_Chan1_out_2_Data : _GEN_418;
  assign _GEN_464 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10237.25-10237.71" */ rules_10_io_Chan1_out_3_Cmd : _GEN_419;
  assign _GEN_465 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10238.25-10238.72" */ rules_10_io_Chan1_out_3_Data : _GEN_420;
  assign _GEN_466 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10239.25-10239.71" */ rules_10_io_Chan2_out_0_Cmd : _GEN_421;
  assign _GEN_467 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10240.25-10240.72" */ rules_10_io_Chan2_out_0_Data : _GEN_422;
  assign _GEN_468 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10241.25-10241.71" */ rules_10_io_Chan2_out_1_Cmd : _GEN_423;
  assign _GEN_469 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10242.25-10242.72" */ rules_10_io_Chan2_out_1_Data : _GEN_424;
  assign _GEN_470 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10243.25-10243.71" */ rules_10_io_Chan2_out_2_Cmd : _GEN_425;
  assign _GEN_471 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10244.25-10244.72" */ rules_10_io_Chan2_out_2_Data : _GEN_426;
  assign _GEN_472 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10245.25-10245.71" */ rules_10_io_Chan2_out_3_Cmd : _GEN_427;
  assign _GEN_473 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10246.25-10246.72" */ rules_10_io_Chan2_out_3_Data : _GEN_428;
  assign _GEN_474 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10247.25-10247.71" */ rules_10_io_Chan3_out_0_Cmd : _GEN_429;
  assign _GEN_475 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10248.25-10248.72" */ rules_10_io_Chan3_out_0_Data : _GEN_430;
  assign _GEN_476 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10249.25-10249.71" */ rules_10_io_Chan3_out_1_Cmd : _GEN_431;
  assign _GEN_477 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10250.25-10250.72" */ rules_10_io_Chan3_out_1_Data : _GEN_432;
  assign _GEN_478 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10251.25-10251.71" */ rules_10_io_Chan3_out_2_Cmd : _GEN_433;
  assign _GEN_479 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10252.25-10252.72" */ rules_10_io_Chan3_out_2_Data : _GEN_434;
  assign _GEN_480 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10253.25-10253.71" */ rules_10_io_Chan3_out_3_Cmd : _GEN_435;
  assign _GEN_481 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10254.25-10254.72" */ rules_10_io_Chan3_out_3_Data : _GEN_436;
  assign _GEN_482 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10255.20-10255.63" */ rules_10_io_InvSet_out_0 : _GEN_437;
  assign _GEN_483 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10256.20-10256.63" */ rules_10_io_InvSet_out_1 : _GEN_438;
  assign _GEN_484 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10257.20-10257.63" */ rules_10_io_InvSet_out_2 : _GEN_439;
  assign _GEN_485 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10258.20-10258.63" */ rules_10_io_InvSet_out_3 : _GEN_440;
  assign _GEN_486 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10259.20-10259.63" */ rules_10_io_ShrSet_out_0 : _GEN_441;
  assign _GEN_487 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10260.20-10260.63" */ rules_10_io_ShrSet_out_1 : _GEN_442;
  assign _GEN_488 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10261.20-10261.63" */ rules_10_io_ShrSet_out_2 : _GEN_443;
  assign _GEN_489 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10262.20-10262.63" */ rules_10_io_ShrSet_out_3 : _GEN_444;
  assign _GEN_490 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10263.20-10263.61" */ rules_10_io_ExGntd_out : _GEN_445;
  assign _GEN_491 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10264.25-10264.66" */ rules_10_io_CurCmd_out : _GEN_446;
  assign _GEN_492 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10265.25-10265.66" */ rules_10_io_CurPtr_out : _GEN_447;
  assign _GEN_493 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10266.25-10266.67" */ rules_10_io_MemData_out : _GEN_448;
  assign _GEN_494 = _T_20 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10267.25-10267.67" */ rules_10_io_AuxData_out : _GEN_449;
  assign _GEN_495 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10269.25-10269.73" */ rules_11_io_Cache_out_0_State : _GEN_450;
  assign _GEN_496 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10270.25-10270.72" */ rules_11_io_Cache_out_0_Data : _GEN_451;
  assign _GEN_497 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10271.25-10271.73" */ rules_11_io_Cache_out_1_State : _GEN_452;
  assign _GEN_498 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10272.25-10272.72" */ rules_11_io_Cache_out_1_Data : _GEN_453;
  assign _GEN_499 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10273.25-10273.73" */ rules_11_io_Cache_out_2_State : _GEN_454;
  assign _GEN_500 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10274.25-10274.72" */ rules_11_io_Cache_out_2_Data : _GEN_455;
  assign _GEN_501 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10275.25-10275.73" */ rules_11_io_Cache_out_3_State : _GEN_456;
  assign _GEN_502 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10276.25-10276.72" */ rules_11_io_Cache_out_3_Data : _GEN_457;
  assign _GEN_503 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10277.25-10277.71" */ rules_11_io_Chan1_out_0_Cmd : _GEN_458;
  assign _GEN_504 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10278.25-10278.72" */ rules_11_io_Chan1_out_0_Data : _GEN_459;
  assign _GEN_505 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10279.25-10279.71" */ rules_11_io_Chan1_out_1_Cmd : _GEN_460;
  assign _GEN_506 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10280.25-10280.72" */ rules_11_io_Chan1_out_1_Data : _GEN_461;
  assign _GEN_507 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10281.25-10281.71" */ rules_11_io_Chan1_out_2_Cmd : _GEN_462;
  assign _GEN_508 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10282.25-10282.72" */ rules_11_io_Chan1_out_2_Data : _GEN_463;
  assign _GEN_509 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10283.25-10283.71" */ rules_11_io_Chan1_out_3_Cmd : _GEN_464;
  assign _GEN_510 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10284.25-10284.72" */ rules_11_io_Chan1_out_3_Data : _GEN_465;
  assign _GEN_511 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10285.25-10285.71" */ rules_11_io_Chan2_out_0_Cmd : _GEN_466;
  assign _GEN_512 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10286.25-10286.72" */ rules_11_io_Chan2_out_0_Data : _GEN_467;
  assign _GEN_513 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10287.25-10287.71" */ rules_11_io_Chan2_out_1_Cmd : _GEN_468;
  assign _GEN_514 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10288.25-10288.72" */ rules_11_io_Chan2_out_1_Data : _GEN_469;
  assign _GEN_515 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10289.25-10289.71" */ rules_11_io_Chan2_out_2_Cmd : _GEN_470;
  assign _GEN_516 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10290.25-10290.72" */ rules_11_io_Chan2_out_2_Data : _GEN_471;
  assign _GEN_517 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10291.25-10291.71" */ rules_11_io_Chan2_out_3_Cmd : _GEN_472;
  assign _GEN_518 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10292.25-10292.72" */ rules_11_io_Chan2_out_3_Data : _GEN_473;
  assign _GEN_519 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10293.25-10293.71" */ rules_11_io_Chan3_out_0_Cmd : _GEN_474;
  assign _GEN_520 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10294.25-10294.72" */ rules_11_io_Chan3_out_0_Data : _GEN_475;
  assign _GEN_521 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10295.25-10295.71" */ rules_11_io_Chan3_out_1_Cmd : _GEN_476;
  assign _GEN_522 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10296.25-10296.72" */ rules_11_io_Chan3_out_1_Data : _GEN_477;
  assign _GEN_523 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10297.25-10297.71" */ rules_11_io_Chan3_out_2_Cmd : _GEN_478;
  assign _GEN_524 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10298.25-10298.72" */ rules_11_io_Chan3_out_2_Data : _GEN_479;
  assign _GEN_525 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10299.25-10299.71" */ rules_11_io_Chan3_out_3_Cmd : _GEN_480;
  assign _GEN_526 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10300.25-10300.72" */ rules_11_io_Chan3_out_3_Data : _GEN_481;
  assign _GEN_527 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10301.20-10301.63" */ rules_11_io_InvSet_out_0 : _GEN_482;
  assign _GEN_528 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10302.20-10302.63" */ rules_11_io_InvSet_out_1 : _GEN_483;
  assign _GEN_529 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10303.20-10303.63" */ rules_11_io_InvSet_out_2 : _GEN_484;
  assign _GEN_530 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10304.20-10304.63" */ rules_11_io_InvSet_out_3 : _GEN_485;
  assign _GEN_531 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10305.20-10305.63" */ rules_11_io_ShrSet_out_0 : _GEN_486;
  assign _GEN_532 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10306.20-10306.63" */ rules_11_io_ShrSet_out_1 : _GEN_487;
  assign _GEN_533 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10307.20-10307.63" */ rules_11_io_ShrSet_out_2 : _GEN_488;
  assign _GEN_534 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10308.20-10308.63" */ rules_11_io_ShrSet_out_3 : _GEN_489;
  assign _GEN_535 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10309.20-10309.61" */ rules_11_io_ExGntd_out : _GEN_490;
  assign _GEN_536 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10310.25-10310.66" */ rules_11_io_CurCmd_out : _GEN_491;
  assign _GEN_537 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10311.25-10311.66" */ rules_11_io_CurPtr_out : _GEN_492;
  assign _GEN_538 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10312.25-10312.67" */ rules_11_io_MemData_out : _GEN_493;
  assign _GEN_539 = _T_22 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10313.25-10313.67" */ rules_11_io_AuxData_out : _GEN_494;
  assign _GEN_540 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10315.25-10315.73" */ rules_12_io_Cache_out_0_State : _GEN_495;
  assign _GEN_541 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10316.25-10316.72" */ rules_12_io_Cache_out_0_Data : _GEN_496;
  assign _GEN_542 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10317.25-10317.73" */ rules_12_io_Cache_out_1_State : _GEN_497;
  assign _GEN_543 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10318.25-10318.72" */ rules_12_io_Cache_out_1_Data : _GEN_498;
  assign _GEN_544 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10319.25-10319.73" */ rules_12_io_Cache_out_2_State : _GEN_499;
  assign _GEN_545 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10320.25-10320.72" */ rules_12_io_Cache_out_2_Data : _GEN_500;
  assign _GEN_546 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10321.25-10321.73" */ rules_12_io_Cache_out_3_State : _GEN_501;
  assign _GEN_547 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10322.25-10322.72" */ rules_12_io_Cache_out_3_Data : _GEN_502;
  assign _GEN_548 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10323.25-10323.71" */ rules_12_io_Chan1_out_0_Cmd : _GEN_503;
  assign _GEN_549 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10324.25-10324.72" */ rules_12_io_Chan1_out_0_Data : _GEN_504;
  assign _GEN_550 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10325.25-10325.71" */ rules_12_io_Chan1_out_1_Cmd : _GEN_505;
  assign _GEN_551 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10326.25-10326.72" */ rules_12_io_Chan1_out_1_Data : _GEN_506;
  assign _GEN_552 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10327.25-10327.71" */ rules_12_io_Chan1_out_2_Cmd : _GEN_507;
  assign _GEN_553 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10328.25-10328.72" */ rules_12_io_Chan1_out_2_Data : _GEN_508;
  assign _GEN_554 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10329.25-10329.71" */ rules_12_io_Chan1_out_3_Cmd : _GEN_509;
  assign _GEN_555 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10330.25-10330.72" */ rules_12_io_Chan1_out_3_Data : _GEN_510;
  assign _GEN_556 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10331.25-10331.71" */ rules_12_io_Chan2_out_0_Cmd : _GEN_511;
  assign _GEN_557 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10332.25-10332.72" */ rules_12_io_Chan2_out_0_Data : _GEN_512;
  assign _GEN_558 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10333.25-10333.71" */ rules_12_io_Chan2_out_1_Cmd : _GEN_513;
  assign _GEN_559 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10334.25-10334.72" */ rules_12_io_Chan2_out_1_Data : _GEN_514;
  assign _GEN_560 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10335.25-10335.71" */ rules_12_io_Chan2_out_2_Cmd : _GEN_515;
  assign _GEN_561 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10336.25-10336.72" */ rules_12_io_Chan2_out_2_Data : _GEN_516;
  assign _GEN_562 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10337.25-10337.71" */ rules_12_io_Chan2_out_3_Cmd : _GEN_517;
  assign _GEN_563 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10338.25-10338.72" */ rules_12_io_Chan2_out_3_Data : _GEN_518;
  assign _GEN_564 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10339.25-10339.71" */ rules_12_io_Chan3_out_0_Cmd : _GEN_519;
  assign _GEN_565 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10340.25-10340.72" */ rules_12_io_Chan3_out_0_Data : _GEN_520;
  assign _GEN_566 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10341.25-10341.71" */ rules_12_io_Chan3_out_1_Cmd : _GEN_521;
  assign _GEN_567 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10342.25-10342.72" */ rules_12_io_Chan3_out_1_Data : _GEN_522;
  assign _GEN_568 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10343.25-10343.71" */ rules_12_io_Chan3_out_2_Cmd : _GEN_523;
  assign _GEN_569 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10344.25-10344.72" */ rules_12_io_Chan3_out_2_Data : _GEN_524;
  assign _GEN_570 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10345.25-10345.71" */ rules_12_io_Chan3_out_3_Cmd : _GEN_525;
  assign _GEN_571 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10346.25-10346.72" */ rules_12_io_Chan3_out_3_Data : _GEN_526;
  assign _GEN_572 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10347.20-10347.63" */ rules_12_io_InvSet_out_0 : _GEN_527;
  assign _GEN_573 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10348.20-10348.63" */ rules_12_io_InvSet_out_1 : _GEN_528;
  assign _GEN_574 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10349.20-10349.63" */ rules_12_io_InvSet_out_2 : _GEN_529;
  assign _GEN_575 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10350.20-10350.63" */ rules_12_io_InvSet_out_3 : _GEN_530;
  assign _GEN_576 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10351.20-10351.63" */ rules_12_io_ShrSet_out_0 : _GEN_531;
  assign _GEN_577 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10352.20-10352.63" */ rules_12_io_ShrSet_out_1 : _GEN_532;
  assign _GEN_578 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10353.20-10353.63" */ rules_12_io_ShrSet_out_2 : _GEN_533;
  assign _GEN_579 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10354.20-10354.63" */ rules_12_io_ShrSet_out_3 : _GEN_534;
  assign _GEN_580 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10355.20-10355.61" */ rules_12_io_ExGntd_out : _GEN_535;
  assign _GEN_581 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10356.25-10356.66" */ rules_12_io_CurCmd_out : _GEN_536;
  assign _GEN_582 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10357.25-10357.66" */ rules_12_io_CurPtr_out : _GEN_537;
  assign _GEN_583 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10358.25-10358.67" */ rules_12_io_MemData_out : _GEN_538;
  assign _GEN_584 = _T_24 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10359.25-10359.67" */ rules_12_io_AuxData_out : _GEN_539;
  assign _GEN_585 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10361.25-10361.73" */ rules_13_io_Cache_out_0_State : _GEN_540;
  assign _GEN_586 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10362.25-10362.72" */ rules_13_io_Cache_out_0_Data : _GEN_541;
  assign _GEN_587 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10363.25-10363.73" */ rules_13_io_Cache_out_1_State : _GEN_542;
  assign _GEN_588 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10364.25-10364.72" */ rules_13_io_Cache_out_1_Data : _GEN_543;
  assign _GEN_589 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10365.25-10365.73" */ rules_13_io_Cache_out_2_State : _GEN_544;
  assign _GEN_590 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10366.25-10366.72" */ rules_13_io_Cache_out_2_Data : _GEN_545;
  assign _GEN_591 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10367.25-10367.73" */ rules_13_io_Cache_out_3_State : _GEN_546;
  assign _GEN_592 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10368.25-10368.72" */ rules_13_io_Cache_out_3_Data : _GEN_547;
  assign _GEN_593 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10369.25-10369.71" */ rules_13_io_Chan1_out_0_Cmd : _GEN_548;
  assign _GEN_594 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10370.25-10370.72" */ rules_13_io_Chan1_out_0_Data : _GEN_549;
  assign _GEN_595 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10371.25-10371.71" */ rules_13_io_Chan1_out_1_Cmd : _GEN_550;
  assign _GEN_596 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10372.25-10372.72" */ rules_13_io_Chan1_out_1_Data : _GEN_551;
  assign _GEN_597 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10373.25-10373.71" */ rules_13_io_Chan1_out_2_Cmd : _GEN_552;
  assign _GEN_598 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10374.25-10374.72" */ rules_13_io_Chan1_out_2_Data : _GEN_553;
  assign _GEN_599 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10375.25-10375.71" */ rules_13_io_Chan1_out_3_Cmd : _GEN_554;
  assign _GEN_600 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10376.25-10376.72" */ rules_13_io_Chan1_out_3_Data : _GEN_555;
  assign _GEN_601 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10377.25-10377.71" */ rules_13_io_Chan2_out_0_Cmd : _GEN_556;
  assign _GEN_602 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10378.25-10378.72" */ rules_13_io_Chan2_out_0_Data : _GEN_557;
  assign _GEN_603 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10379.25-10379.71" */ rules_13_io_Chan2_out_1_Cmd : _GEN_558;
  assign _GEN_604 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10380.25-10380.72" */ rules_13_io_Chan2_out_1_Data : _GEN_559;
  assign _GEN_605 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10381.25-10381.71" */ rules_13_io_Chan2_out_2_Cmd : _GEN_560;
  assign _GEN_606 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10382.25-10382.72" */ rules_13_io_Chan2_out_2_Data : _GEN_561;
  assign _GEN_607 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10383.25-10383.71" */ rules_13_io_Chan2_out_3_Cmd : _GEN_562;
  assign _GEN_608 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10384.25-10384.72" */ rules_13_io_Chan2_out_3_Data : _GEN_563;
  assign _GEN_609 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10385.25-10385.71" */ rules_13_io_Chan3_out_0_Cmd : _GEN_564;
  assign _GEN_610 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10386.25-10386.72" */ rules_13_io_Chan3_out_0_Data : _GEN_565;
  assign _GEN_611 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10387.25-10387.71" */ rules_13_io_Chan3_out_1_Cmd : _GEN_566;
  assign _GEN_612 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10388.25-10388.72" */ rules_13_io_Chan3_out_1_Data : _GEN_567;
  assign _GEN_613 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10389.25-10389.71" */ rules_13_io_Chan3_out_2_Cmd : _GEN_568;
  assign _GEN_614 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10390.25-10390.72" */ rules_13_io_Chan3_out_2_Data : _GEN_569;
  assign _GEN_615 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10391.25-10391.71" */ rules_13_io_Chan3_out_3_Cmd : _GEN_570;
  assign _GEN_616 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10392.25-10392.72" */ rules_13_io_Chan3_out_3_Data : _GEN_571;
  assign _GEN_617 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10393.20-10393.63" */ rules_13_io_InvSet_out_0 : _GEN_572;
  assign _GEN_618 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10394.20-10394.63" */ rules_13_io_InvSet_out_1 : _GEN_573;
  assign _GEN_619 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10395.20-10395.63" */ rules_13_io_InvSet_out_2 : _GEN_574;
  assign _GEN_620 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10396.20-10396.63" */ rules_13_io_InvSet_out_3 : _GEN_575;
  assign _GEN_621 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10397.20-10397.63" */ rules_13_io_ShrSet_out_0 : _GEN_576;
  assign _GEN_622 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10398.20-10398.63" */ rules_13_io_ShrSet_out_1 : _GEN_577;
  assign _GEN_623 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10399.20-10399.63" */ rules_13_io_ShrSet_out_2 : _GEN_578;
  assign _GEN_624 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10400.20-10400.63" */ rules_13_io_ShrSet_out_3 : _GEN_579;
  assign _GEN_625 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10401.20-10401.61" */ rules_13_io_ExGntd_out : _GEN_580;
  assign _GEN_626 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10402.25-10402.66" */ rules_13_io_CurCmd_out : _GEN_581;
  assign _GEN_627 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10403.25-10403.66" */ rules_13_io_CurPtr_out : _GEN_582;
  assign _GEN_628 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10404.25-10404.67" */ rules_13_io_MemData_out : _GEN_583;
  assign _GEN_629 = _T_26 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10405.25-10405.67" */ rules_13_io_AuxData_out : _GEN_584;
  assign _GEN_630 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10407.25-10407.73" */ rules_14_io_Cache_out_0_State : _GEN_585;
  assign _GEN_631 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10408.25-10408.72" */ rules_14_io_Cache_out_0_Data : _GEN_586;
  assign _GEN_632 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10409.25-10409.73" */ rules_14_io_Cache_out_1_State : _GEN_587;
  assign _GEN_633 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10410.25-10410.72" */ rules_14_io_Cache_out_1_Data : _GEN_588;
  assign _GEN_634 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10411.25-10411.73" */ rules_14_io_Cache_out_2_State : _GEN_589;
  assign _GEN_635 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10412.25-10412.72" */ rules_14_io_Cache_out_2_Data : _GEN_590;
  assign _GEN_636 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10413.25-10413.73" */ rules_14_io_Cache_out_3_State : _GEN_591;
  assign _GEN_637 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10414.25-10414.72" */ rules_14_io_Cache_out_3_Data : _GEN_592;
  assign _GEN_638 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10415.25-10415.71" */ rules_14_io_Chan1_out_0_Cmd : _GEN_593;
  assign _GEN_639 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10416.25-10416.72" */ rules_14_io_Chan1_out_0_Data : _GEN_594;
  assign _GEN_640 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10417.25-10417.71" */ rules_14_io_Chan1_out_1_Cmd : _GEN_595;
  assign _GEN_641 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10418.25-10418.72" */ rules_14_io_Chan1_out_1_Data : _GEN_596;
  assign _GEN_642 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10419.25-10419.71" */ rules_14_io_Chan1_out_2_Cmd : _GEN_597;
  assign _GEN_643 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10420.25-10420.72" */ rules_14_io_Chan1_out_2_Data : _GEN_598;
  assign _GEN_644 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10421.25-10421.71" */ rules_14_io_Chan1_out_3_Cmd : _GEN_599;
  assign _GEN_645 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10422.25-10422.72" */ rules_14_io_Chan1_out_3_Data : _GEN_600;
  assign _GEN_646 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10423.25-10423.71" */ rules_14_io_Chan2_out_0_Cmd : _GEN_601;
  assign _GEN_647 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10424.25-10424.72" */ rules_14_io_Chan2_out_0_Data : _GEN_602;
  assign _GEN_648 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10425.25-10425.71" */ rules_14_io_Chan2_out_1_Cmd : _GEN_603;
  assign _GEN_649 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10426.25-10426.72" */ rules_14_io_Chan2_out_1_Data : _GEN_604;
  assign _GEN_650 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10427.25-10427.71" */ rules_14_io_Chan2_out_2_Cmd : _GEN_605;
  assign _GEN_651 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10428.25-10428.72" */ rules_14_io_Chan2_out_2_Data : _GEN_606;
  assign _GEN_652 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10429.25-10429.71" */ rules_14_io_Chan2_out_3_Cmd : _GEN_607;
  assign _GEN_653 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10430.25-10430.72" */ rules_14_io_Chan2_out_3_Data : _GEN_608;
  assign _GEN_654 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10431.25-10431.71" */ rules_14_io_Chan3_out_0_Cmd : _GEN_609;
  assign _GEN_655 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10432.25-10432.72" */ rules_14_io_Chan3_out_0_Data : _GEN_610;
  assign _GEN_656 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10433.25-10433.71" */ rules_14_io_Chan3_out_1_Cmd : _GEN_611;
  assign _GEN_657 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10434.25-10434.72" */ rules_14_io_Chan3_out_1_Data : _GEN_612;
  assign _GEN_658 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10435.25-10435.71" */ rules_14_io_Chan3_out_2_Cmd : _GEN_613;
  assign _GEN_659 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10436.25-10436.72" */ rules_14_io_Chan3_out_2_Data : _GEN_614;
  assign _GEN_660 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10437.25-10437.71" */ rules_14_io_Chan3_out_3_Cmd : _GEN_615;
  assign _GEN_661 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10438.25-10438.72" */ rules_14_io_Chan3_out_3_Data : _GEN_616;
  assign _GEN_662 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10439.20-10439.63" */ rules_14_io_InvSet_out_0 : _GEN_617;
  assign _GEN_663 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10440.20-10440.63" */ rules_14_io_InvSet_out_1 : _GEN_618;
  assign _GEN_664 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10441.20-10441.63" */ rules_14_io_InvSet_out_2 : _GEN_619;
  assign _GEN_665 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10442.20-10442.63" */ rules_14_io_InvSet_out_3 : _GEN_620;
  assign _GEN_666 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10443.20-10443.63" */ rules_14_io_ShrSet_out_0 : _GEN_621;
  assign _GEN_667 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10444.20-10444.63" */ rules_14_io_ShrSet_out_1 : _GEN_622;
  assign _GEN_668 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10445.20-10445.63" */ rules_14_io_ShrSet_out_2 : _GEN_623;
  assign _GEN_669 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10446.20-10446.63" */ rules_14_io_ShrSet_out_3 : _GEN_624;
  assign _GEN_670 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10447.20-10447.61" */ rules_14_io_ExGntd_out : _GEN_625;
  assign _GEN_671 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10448.25-10448.66" */ rules_14_io_CurCmd_out : _GEN_626;
  assign _GEN_672 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10449.25-10449.66" */ rules_14_io_CurPtr_out : _GEN_627;
  assign _GEN_673 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10450.25-10450.67" */ rules_14_io_MemData_out : _GEN_628;
  assign _GEN_674 = _T_28 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10451.25-10451.67" */ rules_14_io_AuxData_out : _GEN_629;
  assign _GEN_675 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10453.25-10453.73" */ rules_15_io_Cache_out_0_State : _GEN_630;
  assign _GEN_676 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10454.25-10454.72" */ rules_15_io_Cache_out_0_Data : _GEN_631;
  assign _GEN_677 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10455.25-10455.73" */ rules_15_io_Cache_out_1_State : _GEN_632;
  assign _GEN_678 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10456.25-10456.72" */ rules_15_io_Cache_out_1_Data : _GEN_633;
  assign _GEN_679 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10457.25-10457.73" */ rules_15_io_Cache_out_2_State : _GEN_634;
  assign _GEN_680 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10458.25-10458.72" */ rules_15_io_Cache_out_2_Data : _GEN_635;
  assign _GEN_681 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10459.25-10459.73" */ rules_15_io_Cache_out_3_State : _GEN_636;
  assign _GEN_682 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10460.25-10460.72" */ rules_15_io_Cache_out_3_Data : _GEN_637;
  assign _GEN_683 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10461.25-10461.71" */ rules_15_io_Chan1_out_0_Cmd : _GEN_638;
  assign _GEN_684 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10462.25-10462.72" */ rules_15_io_Chan1_out_0_Data : _GEN_639;
  assign _GEN_685 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10463.25-10463.71" */ rules_15_io_Chan1_out_1_Cmd : _GEN_640;
  assign _GEN_686 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10464.25-10464.72" */ rules_15_io_Chan1_out_1_Data : _GEN_641;
  assign _GEN_687 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10465.25-10465.71" */ rules_15_io_Chan1_out_2_Cmd : _GEN_642;
  assign _GEN_688 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10466.25-10466.72" */ rules_15_io_Chan1_out_2_Data : _GEN_643;
  assign _GEN_689 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10467.25-10467.71" */ rules_15_io_Chan1_out_3_Cmd : _GEN_644;
  assign _GEN_690 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10468.25-10468.72" */ rules_15_io_Chan1_out_3_Data : _GEN_645;
  assign _GEN_691 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10469.25-10469.71" */ rules_15_io_Chan2_out_0_Cmd : _GEN_646;
  assign _GEN_692 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10470.25-10470.72" */ rules_15_io_Chan2_out_0_Data : _GEN_647;
  assign _GEN_693 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10471.25-10471.71" */ rules_15_io_Chan2_out_1_Cmd : _GEN_648;
  assign _GEN_694 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10472.25-10472.72" */ rules_15_io_Chan2_out_1_Data : _GEN_649;
  assign _GEN_695 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10473.25-10473.71" */ rules_15_io_Chan2_out_2_Cmd : _GEN_650;
  assign _GEN_696 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10474.25-10474.72" */ rules_15_io_Chan2_out_2_Data : _GEN_651;
  assign _GEN_697 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10475.25-10475.71" */ rules_15_io_Chan2_out_3_Cmd : _GEN_652;
  assign _GEN_698 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10476.25-10476.72" */ rules_15_io_Chan2_out_3_Data : _GEN_653;
  assign _GEN_699 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10477.25-10477.71" */ rules_15_io_Chan3_out_0_Cmd : _GEN_654;
  assign _GEN_700 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10478.25-10478.72" */ rules_15_io_Chan3_out_0_Data : _GEN_655;
  assign _GEN_701 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10479.25-10479.71" */ rules_15_io_Chan3_out_1_Cmd : _GEN_656;
  assign _GEN_702 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10480.25-10480.72" */ rules_15_io_Chan3_out_1_Data : _GEN_657;
  assign _GEN_703 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10481.25-10481.71" */ rules_15_io_Chan3_out_2_Cmd : _GEN_658;
  assign _GEN_704 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10482.25-10482.72" */ rules_15_io_Chan3_out_2_Data : _GEN_659;
  assign _GEN_705 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10483.25-10483.71" */ rules_15_io_Chan3_out_3_Cmd : _GEN_660;
  assign _GEN_706 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10484.25-10484.72" */ rules_15_io_Chan3_out_3_Data : _GEN_661;
  assign _GEN_707 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10485.20-10485.63" */ rules_15_io_InvSet_out_0 : _GEN_662;
  assign _GEN_708 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10486.20-10486.63" */ rules_15_io_InvSet_out_1 : _GEN_663;
  assign _GEN_709 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10487.20-10487.63" */ rules_15_io_InvSet_out_2 : _GEN_664;
  assign _GEN_710 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10488.20-10488.63" */ rules_15_io_InvSet_out_3 : _GEN_665;
  assign _GEN_711 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10489.20-10489.63" */ rules_15_io_ShrSet_out_0 : _GEN_666;
  assign _GEN_712 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10490.20-10490.63" */ rules_15_io_ShrSet_out_1 : _GEN_667;
  assign _GEN_713 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10491.20-10491.63" */ rules_15_io_ShrSet_out_2 : _GEN_668;
  assign _GEN_714 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10492.20-10492.63" */ rules_15_io_ShrSet_out_3 : _GEN_669;
  assign _GEN_715 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10493.20-10493.61" */ rules_15_io_ExGntd_out : _GEN_670;
  assign _GEN_716 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10494.25-10494.66" */ rules_15_io_CurCmd_out : _GEN_671;
  assign _GEN_717 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10495.25-10495.66" */ rules_15_io_CurPtr_out : _GEN_672;
  assign _GEN_718 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10496.25-10496.67" */ rules_15_io_MemData_out : _GEN_673;
  assign _GEN_719 = _T_30 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10497.25-10497.67" */ rules_15_io_AuxData_out : _GEN_674;
  assign _GEN_720 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10499.25-10499.73" */ rules_16_io_Cache_out_0_State : _GEN_675;
  assign _GEN_721 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10500.25-10500.72" */ rules_16_io_Cache_out_0_Data : _GEN_676;
  assign _GEN_722 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10501.25-10501.73" */ rules_16_io_Cache_out_1_State : _GEN_677;
  assign _GEN_723 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10502.25-10502.72" */ rules_16_io_Cache_out_1_Data : _GEN_678;
  assign _GEN_724 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10503.25-10503.73" */ rules_16_io_Cache_out_2_State : _GEN_679;
  assign _GEN_725 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10504.25-10504.72" */ rules_16_io_Cache_out_2_Data : _GEN_680;
  assign _GEN_726 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10505.25-10505.73" */ rules_16_io_Cache_out_3_State : _GEN_681;
  assign _GEN_727 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10506.25-10506.72" */ rules_16_io_Cache_out_3_Data : _GEN_682;
  assign _GEN_728 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10507.25-10507.71" */ rules_16_io_Chan1_out_0_Cmd : _GEN_683;
  assign _GEN_729 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10508.25-10508.72" */ rules_16_io_Chan1_out_0_Data : _GEN_684;
  assign _GEN_730 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10509.25-10509.71" */ rules_16_io_Chan1_out_1_Cmd : _GEN_685;
  assign _GEN_731 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10510.25-10510.72" */ rules_16_io_Chan1_out_1_Data : _GEN_686;
  assign _GEN_732 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10511.25-10511.71" */ rules_16_io_Chan1_out_2_Cmd : _GEN_687;
  assign _GEN_733 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10512.25-10512.72" */ rules_16_io_Chan1_out_2_Data : _GEN_688;
  assign _GEN_734 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10513.25-10513.71" */ rules_16_io_Chan1_out_3_Cmd : _GEN_689;
  assign _GEN_735 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10514.25-10514.72" */ rules_16_io_Chan1_out_3_Data : _GEN_690;
  assign _GEN_736 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10515.25-10515.71" */ rules_16_io_Chan2_out_0_Cmd : _GEN_691;
  assign _GEN_737 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10516.25-10516.72" */ rules_16_io_Chan2_out_0_Data : _GEN_692;
  assign _GEN_738 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10517.25-10517.71" */ rules_16_io_Chan2_out_1_Cmd : _GEN_693;
  assign _GEN_739 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10518.25-10518.72" */ rules_16_io_Chan2_out_1_Data : _GEN_694;
  assign _GEN_740 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10519.25-10519.71" */ rules_16_io_Chan2_out_2_Cmd : _GEN_695;
  assign _GEN_741 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10520.25-10520.72" */ rules_16_io_Chan2_out_2_Data : _GEN_696;
  assign _GEN_742 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10521.25-10521.71" */ rules_16_io_Chan2_out_3_Cmd : _GEN_697;
  assign _GEN_743 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10522.25-10522.72" */ rules_16_io_Chan2_out_3_Data : _GEN_698;
  assign _GEN_744 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10523.25-10523.71" */ rules_16_io_Chan3_out_0_Cmd : _GEN_699;
  assign _GEN_745 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10524.25-10524.72" */ rules_16_io_Chan3_out_0_Data : _GEN_700;
  assign _GEN_746 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10525.25-10525.71" */ rules_16_io_Chan3_out_1_Cmd : _GEN_701;
  assign _GEN_747 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10526.25-10526.72" */ rules_16_io_Chan3_out_1_Data : _GEN_702;
  assign _GEN_748 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10527.25-10527.71" */ rules_16_io_Chan3_out_2_Cmd : _GEN_703;
  assign _GEN_749 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10528.25-10528.72" */ rules_16_io_Chan3_out_2_Data : _GEN_704;
  assign _GEN_750 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10529.25-10529.71" */ rules_16_io_Chan3_out_3_Cmd : _GEN_705;
  assign _GEN_751 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10530.25-10530.72" */ rules_16_io_Chan3_out_3_Data : _GEN_706;
  assign _GEN_752 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10531.20-10531.63" */ rules_16_io_InvSet_out_0 : _GEN_707;
  assign _GEN_753 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10532.20-10532.63" */ rules_16_io_InvSet_out_1 : _GEN_708;
  assign _GEN_754 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10533.20-10533.63" */ rules_16_io_InvSet_out_2 : _GEN_709;
  assign _GEN_755 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10534.20-10534.63" */ rules_16_io_InvSet_out_3 : _GEN_710;
  assign _GEN_756 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10535.20-10535.63" */ rules_16_io_ShrSet_out_0 : _GEN_711;
  assign _GEN_757 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10536.20-10536.63" */ rules_16_io_ShrSet_out_1 : _GEN_712;
  assign _GEN_758 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10537.20-10537.63" */ rules_16_io_ShrSet_out_2 : _GEN_713;
  assign _GEN_759 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10538.20-10538.63" */ rules_16_io_ShrSet_out_3 : _GEN_714;
  assign _GEN_760 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10539.20-10539.61" */ rules_16_io_ExGntd_out : _GEN_715;
  assign _GEN_761 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10540.25-10540.66" */ rules_16_io_CurCmd_out : _GEN_716;
  assign _GEN_762 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10541.25-10541.66" */ rules_16_io_CurPtr_out : _GEN_717;
  assign _GEN_763 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10542.25-10542.67" */ rules_16_io_MemData_out : _GEN_718;
  assign _GEN_764 = _T_32 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10543.25-10543.67" */ rules_16_io_AuxData_out : _GEN_719;
  assign _GEN_765 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10545.25-10545.73" */ rules_17_io_Cache_out_0_State : _GEN_720;
  assign _GEN_766 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10546.25-10546.72" */ rules_17_io_Cache_out_0_Data : _GEN_721;
  assign _GEN_767 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10547.25-10547.73" */ rules_17_io_Cache_out_1_State : _GEN_722;
  assign _GEN_768 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10548.25-10548.72" */ rules_17_io_Cache_out_1_Data : _GEN_723;
  assign _GEN_769 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10549.25-10549.73" */ rules_17_io_Cache_out_2_State : _GEN_724;
  assign _GEN_770 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10550.25-10550.72" */ rules_17_io_Cache_out_2_Data : _GEN_725;
  assign _GEN_771 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10551.25-10551.73" */ rules_17_io_Cache_out_3_State : _GEN_726;
  assign _GEN_772 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10552.25-10552.72" */ rules_17_io_Cache_out_3_Data : _GEN_727;
  assign _GEN_773 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10553.25-10553.71" */ rules_17_io_Chan1_out_0_Cmd : _GEN_728;
  assign _GEN_774 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10554.25-10554.72" */ rules_17_io_Chan1_out_0_Data : _GEN_729;
  assign _GEN_775 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10555.25-10555.71" */ rules_17_io_Chan1_out_1_Cmd : _GEN_730;
  assign _GEN_776 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10556.25-10556.72" */ rules_17_io_Chan1_out_1_Data : _GEN_731;
  assign _GEN_777 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10557.25-10557.71" */ rules_17_io_Chan1_out_2_Cmd : _GEN_732;
  assign _GEN_778 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10558.25-10558.72" */ rules_17_io_Chan1_out_2_Data : _GEN_733;
  assign _GEN_779 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10559.25-10559.71" */ rules_17_io_Chan1_out_3_Cmd : _GEN_734;
  assign _GEN_780 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10560.25-10560.72" */ rules_17_io_Chan1_out_3_Data : _GEN_735;
  assign _GEN_781 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10561.25-10561.71" */ rules_17_io_Chan2_out_0_Cmd : _GEN_736;
  assign _GEN_782 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10562.25-10562.72" */ rules_17_io_Chan2_out_0_Data : _GEN_737;
  assign _GEN_783 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10563.25-10563.71" */ rules_17_io_Chan2_out_1_Cmd : _GEN_738;
  assign _GEN_784 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10564.25-10564.72" */ rules_17_io_Chan2_out_1_Data : _GEN_739;
  assign _GEN_785 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10565.25-10565.71" */ rules_17_io_Chan2_out_2_Cmd : _GEN_740;
  assign _GEN_786 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10566.25-10566.72" */ rules_17_io_Chan2_out_2_Data : _GEN_741;
  assign _GEN_787 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10567.25-10567.71" */ rules_17_io_Chan2_out_3_Cmd : _GEN_742;
  assign _GEN_788 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10568.25-10568.72" */ rules_17_io_Chan2_out_3_Data : _GEN_743;
  assign _GEN_789 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10569.25-10569.71" */ rules_17_io_Chan3_out_0_Cmd : _GEN_744;
  assign _GEN_790 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10570.25-10570.72" */ rules_17_io_Chan3_out_0_Data : _GEN_745;
  assign _GEN_791 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10571.25-10571.71" */ rules_17_io_Chan3_out_1_Cmd : _GEN_746;
  assign _GEN_792 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10572.25-10572.72" */ rules_17_io_Chan3_out_1_Data : _GEN_747;
  assign _GEN_793 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10573.25-10573.71" */ rules_17_io_Chan3_out_2_Cmd : _GEN_748;
  assign _GEN_794 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10574.25-10574.72" */ rules_17_io_Chan3_out_2_Data : _GEN_749;
  assign _GEN_795 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10575.25-10575.71" */ rules_17_io_Chan3_out_3_Cmd : _GEN_750;
  assign _GEN_796 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10576.25-10576.72" */ rules_17_io_Chan3_out_3_Data : _GEN_751;
  assign _GEN_797 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10577.20-10577.63" */ rules_17_io_InvSet_out_0 : _GEN_752;
  assign _GEN_798 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10578.20-10578.63" */ rules_17_io_InvSet_out_1 : _GEN_753;
  assign _GEN_799 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10579.20-10579.63" */ rules_17_io_InvSet_out_2 : _GEN_754;
  assign _GEN_800 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10580.20-10580.63" */ rules_17_io_InvSet_out_3 : _GEN_755;
  assign _GEN_801 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10581.20-10581.63" */ rules_17_io_ShrSet_out_0 : _GEN_756;
  assign _GEN_802 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10582.20-10582.63" */ rules_17_io_ShrSet_out_1 : _GEN_757;
  assign _GEN_803 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10583.20-10583.63" */ rules_17_io_ShrSet_out_2 : _GEN_758;
  assign _GEN_804 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10584.20-10584.63" */ rules_17_io_ShrSet_out_3 : _GEN_759;
  assign _GEN_805 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10585.20-10585.61" */ rules_17_io_ExGntd_out : _GEN_760;
  assign _GEN_806 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10586.25-10586.66" */ rules_17_io_CurCmd_out : _GEN_761;
  assign _GEN_807 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10587.25-10587.66" */ rules_17_io_CurPtr_out : _GEN_762;
  assign _GEN_808 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10588.25-10588.67" */ rules_17_io_MemData_out : _GEN_763;
  assign _GEN_809 = _T_34 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10589.25-10589.67" */ rules_17_io_AuxData_out : _GEN_764;
  assign _GEN_810 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10591.25-10591.73" */ rules_18_io_Cache_out_0_State : _GEN_765;
  assign _GEN_811 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10592.25-10592.72" */ rules_18_io_Cache_out_0_Data : _GEN_766;
  assign _GEN_812 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10593.25-10593.73" */ rules_18_io_Cache_out_1_State : _GEN_767;
  assign _GEN_813 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10594.25-10594.72" */ rules_18_io_Cache_out_1_Data : _GEN_768;
  assign _GEN_814 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10595.25-10595.73" */ rules_18_io_Cache_out_2_State : _GEN_769;
  assign _GEN_815 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10596.25-10596.72" */ rules_18_io_Cache_out_2_Data : _GEN_770;
  assign _GEN_816 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10597.25-10597.73" */ rules_18_io_Cache_out_3_State : _GEN_771;
  assign _GEN_817 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10598.25-10598.72" */ rules_18_io_Cache_out_3_Data : _GEN_772;
  assign _GEN_818 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10599.25-10599.71" */ rules_18_io_Chan1_out_0_Cmd : _GEN_773;
  assign _GEN_819 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10600.25-10600.72" */ rules_18_io_Chan1_out_0_Data : _GEN_774;
  assign _GEN_820 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10601.25-10601.71" */ rules_18_io_Chan1_out_1_Cmd : _GEN_775;
  assign _GEN_821 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10602.25-10602.72" */ rules_18_io_Chan1_out_1_Data : _GEN_776;
  assign _GEN_822 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10603.25-10603.71" */ rules_18_io_Chan1_out_2_Cmd : _GEN_777;
  assign _GEN_823 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10604.25-10604.72" */ rules_18_io_Chan1_out_2_Data : _GEN_778;
  assign _GEN_824 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10605.25-10605.71" */ rules_18_io_Chan1_out_3_Cmd : _GEN_779;
  assign _GEN_825 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10606.25-10606.72" */ rules_18_io_Chan1_out_3_Data : _GEN_780;
  assign _GEN_826 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10607.25-10607.71" */ rules_18_io_Chan2_out_0_Cmd : _GEN_781;
  assign _GEN_827 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10608.25-10608.72" */ rules_18_io_Chan2_out_0_Data : _GEN_782;
  assign _GEN_828 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10609.25-10609.71" */ rules_18_io_Chan2_out_1_Cmd : _GEN_783;
  assign _GEN_829 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10610.25-10610.72" */ rules_18_io_Chan2_out_1_Data : _GEN_784;
  assign _GEN_830 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10611.25-10611.71" */ rules_18_io_Chan2_out_2_Cmd : _GEN_785;
  assign _GEN_831 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10612.25-10612.72" */ rules_18_io_Chan2_out_2_Data : _GEN_786;
  assign _GEN_832 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10613.25-10613.71" */ rules_18_io_Chan2_out_3_Cmd : _GEN_787;
  assign _GEN_833 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10614.25-10614.72" */ rules_18_io_Chan2_out_3_Data : _GEN_788;
  assign _GEN_834 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10615.25-10615.71" */ rules_18_io_Chan3_out_0_Cmd : _GEN_789;
  assign _GEN_835 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10616.25-10616.72" */ rules_18_io_Chan3_out_0_Data : _GEN_790;
  assign _GEN_836 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10617.25-10617.71" */ rules_18_io_Chan3_out_1_Cmd : _GEN_791;
  assign _GEN_837 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10618.25-10618.72" */ rules_18_io_Chan3_out_1_Data : _GEN_792;
  assign _GEN_838 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10619.25-10619.71" */ rules_18_io_Chan3_out_2_Cmd : _GEN_793;
  assign _GEN_839 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10620.25-10620.72" */ rules_18_io_Chan3_out_2_Data : _GEN_794;
  assign _GEN_840 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10621.25-10621.71" */ rules_18_io_Chan3_out_3_Cmd : _GEN_795;
  assign _GEN_841 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10622.25-10622.72" */ rules_18_io_Chan3_out_3_Data : _GEN_796;
  assign _GEN_842 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10623.20-10623.63" */ rules_18_io_InvSet_out_0 : _GEN_797;
  assign _GEN_843 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10624.20-10624.63" */ rules_18_io_InvSet_out_1 : _GEN_798;
  assign _GEN_844 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10625.20-10625.63" */ rules_18_io_InvSet_out_2 : _GEN_799;
  assign _GEN_845 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10626.20-10626.63" */ rules_18_io_InvSet_out_3 : _GEN_800;
  assign _GEN_846 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10627.20-10627.63" */ rules_18_io_ShrSet_out_0 : _GEN_801;
  assign _GEN_847 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10628.20-10628.63" */ rules_18_io_ShrSet_out_1 : _GEN_802;
  assign _GEN_848 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10629.20-10629.63" */ rules_18_io_ShrSet_out_2 : _GEN_803;
  assign _GEN_849 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10630.20-10630.63" */ rules_18_io_ShrSet_out_3 : _GEN_804;
  assign _GEN_850 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10631.20-10631.61" */ rules_18_io_ExGntd_out : _GEN_805;
  assign _GEN_851 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10632.25-10632.66" */ rules_18_io_CurCmd_out : _GEN_806;
  assign _GEN_852 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10633.25-10633.66" */ rules_18_io_CurPtr_out : _GEN_807;
  assign _GEN_853 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10634.25-10634.67" */ rules_18_io_MemData_out : _GEN_808;
  assign _GEN_854 = _T_36 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10635.25-10635.67" */ rules_18_io_AuxData_out : _GEN_809;
  assign _GEN_855 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10637.25-10637.73" */ rules_19_io_Cache_out_0_State : _GEN_810;
  assign _GEN_856 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10638.25-10638.72" */ rules_19_io_Cache_out_0_Data : _GEN_811;
  assign _GEN_857 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10639.25-10639.73" */ rules_19_io_Cache_out_1_State : _GEN_812;
  assign _GEN_858 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10640.25-10640.72" */ rules_19_io_Cache_out_1_Data : _GEN_813;
  assign _GEN_859 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10641.25-10641.73" */ rules_19_io_Cache_out_2_State : _GEN_814;
  assign _GEN_860 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10642.25-10642.72" */ rules_19_io_Cache_out_2_Data : _GEN_815;
  assign _GEN_861 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10643.25-10643.73" */ rules_19_io_Cache_out_3_State : _GEN_816;
  assign _GEN_862 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10644.25-10644.72" */ rules_19_io_Cache_out_3_Data : _GEN_817;
  assign _GEN_863 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10645.25-10645.71" */ rules_19_io_Chan1_out_0_Cmd : _GEN_818;
  assign _GEN_864 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10646.25-10646.72" */ rules_19_io_Chan1_out_0_Data : _GEN_819;
  assign _GEN_865 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10647.25-10647.71" */ rules_19_io_Chan1_out_1_Cmd : _GEN_820;
  assign _GEN_866 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10648.25-10648.72" */ rules_19_io_Chan1_out_1_Data : _GEN_821;
  assign _GEN_867 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10649.25-10649.71" */ rules_19_io_Chan1_out_2_Cmd : _GEN_822;
  assign _GEN_868 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10650.25-10650.72" */ rules_19_io_Chan1_out_2_Data : _GEN_823;
  assign _GEN_869 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10651.25-10651.71" */ rules_19_io_Chan1_out_3_Cmd : _GEN_824;
  assign _GEN_870 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10652.25-10652.72" */ rules_19_io_Chan1_out_3_Data : _GEN_825;
  assign _GEN_871 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10653.25-10653.71" */ rules_19_io_Chan2_out_0_Cmd : _GEN_826;
  assign _GEN_872 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10654.25-10654.72" */ rules_19_io_Chan2_out_0_Data : _GEN_827;
  assign _GEN_873 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10655.25-10655.71" */ rules_19_io_Chan2_out_1_Cmd : _GEN_828;
  assign _GEN_874 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10656.25-10656.72" */ rules_19_io_Chan2_out_1_Data : _GEN_829;
  assign _GEN_875 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10657.25-10657.71" */ rules_19_io_Chan2_out_2_Cmd : _GEN_830;
  assign _GEN_876 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10658.25-10658.72" */ rules_19_io_Chan2_out_2_Data : _GEN_831;
  assign _GEN_877 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10659.25-10659.71" */ rules_19_io_Chan2_out_3_Cmd : _GEN_832;
  assign _GEN_878 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10660.25-10660.72" */ rules_19_io_Chan2_out_3_Data : _GEN_833;
  assign _GEN_879 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10661.25-10661.71" */ rules_19_io_Chan3_out_0_Cmd : _GEN_834;
  assign _GEN_880 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10662.25-10662.72" */ rules_19_io_Chan3_out_0_Data : _GEN_835;
  assign _GEN_881 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10663.25-10663.71" */ rules_19_io_Chan3_out_1_Cmd : _GEN_836;
  assign _GEN_882 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10664.25-10664.72" */ rules_19_io_Chan3_out_1_Data : _GEN_837;
  assign _GEN_883 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10665.25-10665.71" */ rules_19_io_Chan3_out_2_Cmd : _GEN_838;
  assign _GEN_884 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10666.25-10666.72" */ rules_19_io_Chan3_out_2_Data : _GEN_839;
  assign _GEN_885 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10667.25-10667.71" */ rules_19_io_Chan3_out_3_Cmd : _GEN_840;
  assign _GEN_886 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10668.25-10668.72" */ rules_19_io_Chan3_out_3_Data : _GEN_841;
  assign _GEN_887 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10669.20-10669.63" */ rules_19_io_InvSet_out_0 : _GEN_842;
  assign _GEN_888 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10670.20-10670.63" */ rules_19_io_InvSet_out_1 : _GEN_843;
  assign _GEN_889 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10671.20-10671.63" */ rules_19_io_InvSet_out_2 : _GEN_844;
  assign _GEN_890 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10672.20-10672.63" */ rules_19_io_InvSet_out_3 : _GEN_845;
  assign _GEN_891 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10673.20-10673.63" */ rules_19_io_ShrSet_out_0 : _GEN_846;
  assign _GEN_892 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10674.20-10674.63" */ rules_19_io_ShrSet_out_1 : _GEN_847;
  assign _GEN_893 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10675.20-10675.63" */ rules_19_io_ShrSet_out_2 : _GEN_848;
  assign _GEN_894 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10676.20-10676.63" */ rules_19_io_ShrSet_out_3 : _GEN_849;
  assign _GEN_895 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10677.20-10677.61" */ rules_19_io_ExGntd_out : _GEN_850;
  assign _GEN_896 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10678.25-10678.66" */ rules_19_io_CurCmd_out : _GEN_851;
  assign _GEN_897 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10679.25-10679.66" */ rules_19_io_CurPtr_out : _GEN_852;
  assign _GEN_898 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10680.25-10680.67" */ rules_19_io_MemData_out : _GEN_853;
  assign _GEN_899 = _T_38 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10681.25-10681.67" */ rules_19_io_AuxData_out : _GEN_854;
  assign _GEN_900 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10683.25-10683.73" */ rules_20_io_Cache_out_0_State : _GEN_855;
  assign _GEN_901 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10684.25-10684.72" */ rules_20_io_Cache_out_0_Data : _GEN_856;
  assign _GEN_902 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10685.25-10685.73" */ rules_20_io_Cache_out_1_State : _GEN_857;
  assign _GEN_903 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10686.25-10686.72" */ rules_20_io_Cache_out_1_Data : _GEN_858;
  assign _GEN_904 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10687.25-10687.73" */ rules_20_io_Cache_out_2_State : _GEN_859;
  assign _GEN_905 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10688.25-10688.72" */ rules_20_io_Cache_out_2_Data : _GEN_860;
  assign _GEN_906 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10689.25-10689.73" */ rules_20_io_Cache_out_3_State : _GEN_861;
  assign _GEN_907 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10690.25-10690.72" */ rules_20_io_Cache_out_3_Data : _GEN_862;
  assign _GEN_908 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10691.25-10691.71" */ rules_20_io_Chan1_out_0_Cmd : _GEN_863;
  assign _GEN_909 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10692.25-10692.72" */ rules_20_io_Chan1_out_0_Data : _GEN_864;
  assign _GEN_910 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10693.25-10693.71" */ rules_20_io_Chan1_out_1_Cmd : _GEN_865;
  assign _GEN_911 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10694.25-10694.72" */ rules_20_io_Chan1_out_1_Data : _GEN_866;
  assign _GEN_912 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10695.25-10695.71" */ rules_20_io_Chan1_out_2_Cmd : _GEN_867;
  assign _GEN_913 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10696.25-10696.72" */ rules_20_io_Chan1_out_2_Data : _GEN_868;
  assign _GEN_914 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10697.25-10697.71" */ rules_20_io_Chan1_out_3_Cmd : _GEN_869;
  assign _GEN_915 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10698.25-10698.72" */ rules_20_io_Chan1_out_3_Data : _GEN_870;
  assign _GEN_916 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10699.25-10699.71" */ rules_20_io_Chan2_out_0_Cmd : _GEN_871;
  assign _GEN_917 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10700.25-10700.72" */ rules_20_io_Chan2_out_0_Data : _GEN_872;
  assign _GEN_918 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10701.25-10701.71" */ rules_20_io_Chan2_out_1_Cmd : _GEN_873;
  assign _GEN_919 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10702.25-10702.72" */ rules_20_io_Chan2_out_1_Data : _GEN_874;
  assign _GEN_920 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10703.25-10703.71" */ rules_20_io_Chan2_out_2_Cmd : _GEN_875;
  assign _GEN_921 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10704.25-10704.72" */ rules_20_io_Chan2_out_2_Data : _GEN_876;
  assign _GEN_922 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10705.25-10705.71" */ rules_20_io_Chan2_out_3_Cmd : _GEN_877;
  assign _GEN_923 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10706.25-10706.72" */ rules_20_io_Chan2_out_3_Data : _GEN_878;
  assign _GEN_924 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10707.25-10707.71" */ rules_20_io_Chan3_out_0_Cmd : _GEN_879;
  assign _GEN_925 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10708.25-10708.72" */ rules_20_io_Chan3_out_0_Data : _GEN_880;
  assign _GEN_926 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10709.25-10709.71" */ rules_20_io_Chan3_out_1_Cmd : _GEN_881;
  assign _GEN_927 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10710.25-10710.72" */ rules_20_io_Chan3_out_1_Data : _GEN_882;
  assign _GEN_928 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10711.25-10711.71" */ rules_20_io_Chan3_out_2_Cmd : _GEN_883;
  assign _GEN_929 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10712.25-10712.72" */ rules_20_io_Chan3_out_2_Data : _GEN_884;
  assign _GEN_930 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10713.25-10713.71" */ rules_20_io_Chan3_out_3_Cmd : _GEN_885;
  assign _GEN_931 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10714.25-10714.72" */ rules_20_io_Chan3_out_3_Data : _GEN_886;
  assign _GEN_932 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10715.20-10715.63" */ rules_20_io_InvSet_out_0 : _GEN_887;
  assign _GEN_933 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10716.20-10716.63" */ rules_20_io_InvSet_out_1 : _GEN_888;
  assign _GEN_934 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10717.20-10717.63" */ rules_20_io_InvSet_out_2 : _GEN_889;
  assign _GEN_935 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10718.20-10718.63" */ rules_20_io_InvSet_out_3 : _GEN_890;
  assign _GEN_936 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10719.20-10719.63" */ rules_20_io_ShrSet_out_0 : _GEN_891;
  assign _GEN_937 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10720.20-10720.63" */ rules_20_io_ShrSet_out_1 : _GEN_892;
  assign _GEN_938 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10721.20-10721.63" */ rules_20_io_ShrSet_out_2 : _GEN_893;
  assign _GEN_939 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10722.20-10722.63" */ rules_20_io_ShrSet_out_3 : _GEN_894;
  assign _GEN_940 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10723.20-10723.61" */ rules_20_io_ExGntd_out : _GEN_895;
  assign _GEN_941 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10724.25-10724.66" */ rules_20_io_CurCmd_out : _GEN_896;
  assign _GEN_942 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10725.25-10725.66" */ rules_20_io_CurPtr_out : _GEN_897;
  assign _GEN_943 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10726.25-10726.67" */ rules_20_io_MemData_out : _GEN_898;
  assign _GEN_944 = _T_40 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10727.25-10727.67" */ rules_20_io_AuxData_out : _GEN_899;
  assign _GEN_945 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10729.25-10729.73" */ rules_21_io_Cache_out_0_State : _GEN_900;
  assign _GEN_946 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10730.25-10730.72" */ rules_21_io_Cache_out_0_Data : _GEN_901;
  assign _GEN_947 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10731.25-10731.73" */ rules_21_io_Cache_out_1_State : _GEN_902;
  assign _GEN_948 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10732.25-10732.72" */ rules_21_io_Cache_out_1_Data : _GEN_903;
  assign _GEN_949 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10733.25-10733.73" */ rules_21_io_Cache_out_2_State : _GEN_904;
  assign _GEN_950 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10734.25-10734.72" */ rules_21_io_Cache_out_2_Data : _GEN_905;
  assign _GEN_951 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10735.25-10735.73" */ rules_21_io_Cache_out_3_State : _GEN_906;
  assign _GEN_952 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10736.25-10736.72" */ rules_21_io_Cache_out_3_Data : _GEN_907;
  assign _GEN_953 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10737.25-10737.71" */ rules_21_io_Chan1_out_0_Cmd : _GEN_908;
  assign _GEN_954 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10738.25-10738.72" */ rules_21_io_Chan1_out_0_Data : _GEN_909;
  assign _GEN_955 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10739.25-10739.71" */ rules_21_io_Chan1_out_1_Cmd : _GEN_910;
  assign _GEN_956 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10740.25-10740.72" */ rules_21_io_Chan1_out_1_Data : _GEN_911;
  assign _GEN_957 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10741.25-10741.71" */ rules_21_io_Chan1_out_2_Cmd : _GEN_912;
  assign _GEN_958 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10742.25-10742.72" */ rules_21_io_Chan1_out_2_Data : _GEN_913;
  assign _GEN_959 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10743.25-10743.71" */ rules_21_io_Chan1_out_3_Cmd : _GEN_914;
  assign _GEN_960 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10744.25-10744.72" */ rules_21_io_Chan1_out_3_Data : _GEN_915;
  assign _GEN_961 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10745.25-10745.71" */ rules_21_io_Chan2_out_0_Cmd : _GEN_916;
  assign _GEN_962 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10746.25-10746.72" */ rules_21_io_Chan2_out_0_Data : _GEN_917;
  assign _GEN_963 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10747.25-10747.71" */ rules_21_io_Chan2_out_1_Cmd : _GEN_918;
  assign _GEN_964 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10748.25-10748.72" */ rules_21_io_Chan2_out_1_Data : _GEN_919;
  assign _GEN_965 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10749.25-10749.71" */ rules_21_io_Chan2_out_2_Cmd : _GEN_920;
  assign _GEN_966 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10750.25-10750.72" */ rules_21_io_Chan2_out_2_Data : _GEN_921;
  assign _GEN_967 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10751.25-10751.71" */ rules_21_io_Chan2_out_3_Cmd : _GEN_922;
  assign _GEN_968 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10752.25-10752.72" */ rules_21_io_Chan2_out_3_Data : _GEN_923;
  assign _GEN_969 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10753.25-10753.71" */ rules_21_io_Chan3_out_0_Cmd : _GEN_924;
  assign _GEN_970 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10754.25-10754.72" */ rules_21_io_Chan3_out_0_Data : _GEN_925;
  assign _GEN_971 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10755.25-10755.71" */ rules_21_io_Chan3_out_1_Cmd : _GEN_926;
  assign _GEN_972 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10756.25-10756.72" */ rules_21_io_Chan3_out_1_Data : _GEN_927;
  assign _GEN_973 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10757.25-10757.71" */ rules_21_io_Chan3_out_2_Cmd : _GEN_928;
  assign _GEN_974 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10758.25-10758.72" */ rules_21_io_Chan3_out_2_Data : _GEN_929;
  assign _GEN_975 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10759.25-10759.71" */ rules_21_io_Chan3_out_3_Cmd : _GEN_930;
  assign _GEN_976 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10760.25-10760.72" */ rules_21_io_Chan3_out_3_Data : _GEN_931;
  assign _GEN_977 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10761.20-10761.63" */ rules_21_io_InvSet_out_0 : _GEN_932;
  assign _GEN_978 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10762.20-10762.63" */ rules_21_io_InvSet_out_1 : _GEN_933;
  assign _GEN_979 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10763.20-10763.63" */ rules_21_io_InvSet_out_2 : _GEN_934;
  assign _GEN_980 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10764.20-10764.63" */ rules_21_io_InvSet_out_3 : _GEN_935;
  assign _GEN_981 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10765.20-10765.63" */ rules_21_io_ShrSet_out_0 : _GEN_936;
  assign _GEN_982 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10766.20-10766.63" */ rules_21_io_ShrSet_out_1 : _GEN_937;
  assign _GEN_983 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10767.20-10767.63" */ rules_21_io_ShrSet_out_2 : _GEN_938;
  assign _GEN_984 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10768.20-10768.63" */ rules_21_io_ShrSet_out_3 : _GEN_939;
  assign _GEN_985 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10769.20-10769.61" */ rules_21_io_ExGntd_out : _GEN_940;
  assign _GEN_986 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10770.25-10770.66" */ rules_21_io_CurCmd_out : _GEN_941;
  assign _GEN_987 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10771.25-10771.66" */ rules_21_io_CurPtr_out : _GEN_942;
  assign _GEN_988 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10772.25-10772.67" */ rules_21_io_MemData_out : _GEN_943;
  assign _GEN_989 = _T_42 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10773.25-10773.67" */ rules_21_io_AuxData_out : _GEN_944;
  assign _GEN_990 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10775.25-10775.73" */ rules_22_io_Cache_out_0_State : _GEN_945;
  assign _GEN_991 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10776.25-10776.72" */ rules_22_io_Cache_out_0_Data : _GEN_946;
  assign _GEN_992 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10777.25-10777.73" */ rules_22_io_Cache_out_1_State : _GEN_947;
  assign _GEN_993 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10778.25-10778.72" */ rules_22_io_Cache_out_1_Data : _GEN_948;
  assign _GEN_994 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10779.25-10779.73" */ rules_22_io_Cache_out_2_State : _GEN_949;
  assign _GEN_995 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10780.25-10780.72" */ rules_22_io_Cache_out_2_Data : _GEN_950;
  assign _GEN_996 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10781.25-10781.73" */ rules_22_io_Cache_out_3_State : _GEN_951;
  assign _GEN_997 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10782.25-10782.72" */ rules_22_io_Cache_out_3_Data : _GEN_952;
  assign _GEN_998 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10783.25-10783.71" */ rules_22_io_Chan1_out_0_Cmd : _GEN_953;
  assign _GEN_999 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10784.25-10784.72" */ rules_22_io_Chan1_out_0_Data : _GEN_954;
  assign _GEN_1000 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10785.26-10785.72" */ rules_22_io_Chan1_out_1_Cmd : _GEN_955;
  assign _GEN_1001 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10786.26-10786.73" */ rules_22_io_Chan1_out_1_Data : _GEN_956;
  assign _GEN_1002 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10787.26-10787.72" */ rules_22_io_Chan1_out_2_Cmd : _GEN_957;
  assign _GEN_1003 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10788.26-10788.73" */ rules_22_io_Chan1_out_2_Data : _GEN_958;
  assign _GEN_1004 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10789.26-10789.72" */ rules_22_io_Chan1_out_3_Cmd : _GEN_959;
  assign _GEN_1005 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10790.26-10790.73" */ rules_22_io_Chan1_out_3_Data : _GEN_960;
  assign _GEN_1006 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10791.26-10791.72" */ rules_22_io_Chan2_out_0_Cmd : _GEN_961;
  assign _GEN_1007 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10792.26-10792.73" */ rules_22_io_Chan2_out_0_Data : _GEN_962;
  assign _GEN_1008 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10793.26-10793.72" */ rules_22_io_Chan2_out_1_Cmd : _GEN_963;
  assign _GEN_1009 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10794.26-10794.73" */ rules_22_io_Chan2_out_1_Data : _GEN_964;
  assign _GEN_1010 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10795.26-10795.72" */ rules_22_io_Chan2_out_2_Cmd : _GEN_965;
  assign _GEN_1011 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10796.26-10796.73" */ rules_22_io_Chan2_out_2_Data : _GEN_966;
  assign _GEN_1012 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10797.26-10797.72" */ rules_22_io_Chan2_out_3_Cmd : _GEN_967;
  assign _GEN_1013 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10798.26-10798.73" */ rules_22_io_Chan2_out_3_Data : _GEN_968;
  assign _GEN_1014 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10799.26-10799.72" */ rules_22_io_Chan3_out_0_Cmd : _GEN_969;
  assign _GEN_1015 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10800.26-10800.73" */ rules_22_io_Chan3_out_0_Data : _GEN_970;
  assign _GEN_1016 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10801.26-10801.72" */ rules_22_io_Chan3_out_1_Cmd : _GEN_971;
  assign _GEN_1017 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10802.26-10802.73" */ rules_22_io_Chan3_out_1_Data : _GEN_972;
  assign _GEN_1018 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10803.26-10803.72" */ rules_22_io_Chan3_out_2_Cmd : _GEN_973;
  assign _GEN_1019 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10804.26-10804.73" */ rules_22_io_Chan3_out_2_Data : _GEN_974;
  assign _GEN_1020 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10805.26-10805.72" */ rules_22_io_Chan3_out_3_Cmd : _GEN_975;
  assign _GEN_1021 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10806.26-10806.73" */ rules_22_io_Chan3_out_3_Data : _GEN_976;
  assign _GEN_1022 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10807.21-10807.64" */ rules_22_io_InvSet_out_0 : _GEN_977;
  assign _GEN_1023 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10808.21-10808.64" */ rules_22_io_InvSet_out_1 : _GEN_978;
  assign _GEN_1024 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10809.21-10809.64" */ rules_22_io_InvSet_out_2 : _GEN_979;
  assign _GEN_1025 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10810.21-10810.64" */ rules_22_io_InvSet_out_3 : _GEN_980;
  assign _GEN_1026 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10811.21-10811.64" */ rules_22_io_ShrSet_out_0 : _GEN_981;
  assign _GEN_1027 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10812.21-10812.64" */ rules_22_io_ShrSet_out_1 : _GEN_982;
  assign _GEN_1028 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10813.21-10813.64" */ rules_22_io_ShrSet_out_2 : _GEN_983;
  assign _GEN_1029 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10814.21-10814.64" */ rules_22_io_ShrSet_out_3 : _GEN_984;
  assign _GEN_1030 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10815.21-10815.62" */ rules_22_io_ExGntd_out : _GEN_985;
  assign _GEN_1031 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10816.26-10816.67" */ rules_22_io_CurCmd_out : _GEN_986;
  assign _GEN_1032 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10817.26-10817.67" */ rules_22_io_CurPtr_out : _GEN_987;
  assign _GEN_1033 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10818.26-10818.68" */ rules_22_io_MemData_out : _GEN_988;
  assign _GEN_1034 = _T_44 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10819.26-10819.68" */ rules_22_io_AuxData_out : _GEN_989;
  assign _GEN_1035 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10821.26-10821.74" */ rules_23_io_Cache_out_0_State : _GEN_990;
  assign _GEN_1036 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10822.26-10822.73" */ rules_23_io_Cache_out_0_Data : _GEN_991;
  assign _GEN_1037 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10823.26-10823.74" */ rules_23_io_Cache_out_1_State : _GEN_992;
  assign _GEN_1038 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10824.26-10824.73" */ rules_23_io_Cache_out_1_Data : _GEN_993;
  assign _GEN_1039 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10825.26-10825.74" */ rules_23_io_Cache_out_2_State : _GEN_994;
  assign _GEN_1040 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10826.26-10826.73" */ rules_23_io_Cache_out_2_Data : _GEN_995;
  assign _GEN_1041 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10827.26-10827.74" */ rules_23_io_Cache_out_3_State : _GEN_996;
  assign _GEN_1042 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10828.26-10828.73" */ rules_23_io_Cache_out_3_Data : _GEN_997;
  assign _GEN_1043 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10829.26-10829.72" */ rules_23_io_Chan1_out_0_Cmd : _GEN_998;
  assign _GEN_1044 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10830.26-10830.73" */ rules_23_io_Chan1_out_0_Data : _GEN_999;
  assign _GEN_1045 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10831.26-10831.73" */ rules_23_io_Chan1_out_1_Cmd : _GEN_1000;
  assign _GEN_1046 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10832.26-10832.74" */ rules_23_io_Chan1_out_1_Data : _GEN_1001;
  assign _GEN_1047 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10833.26-10833.73" */ rules_23_io_Chan1_out_2_Cmd : _GEN_1002;
  assign _GEN_1048 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10834.26-10834.74" */ rules_23_io_Chan1_out_2_Data : _GEN_1003;
  assign _GEN_1049 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10835.26-10835.73" */ rules_23_io_Chan1_out_3_Cmd : _GEN_1004;
  assign _GEN_1050 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10836.26-10836.74" */ rules_23_io_Chan1_out_3_Data : _GEN_1005;
  assign _GEN_1051 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10837.26-10837.73" */ rules_23_io_Chan2_out_0_Cmd : _GEN_1006;
  assign _GEN_1052 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10838.26-10838.74" */ rules_23_io_Chan2_out_0_Data : _GEN_1007;
  assign _GEN_1053 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10839.26-10839.73" */ rules_23_io_Chan2_out_1_Cmd : _GEN_1008;
  assign _GEN_1054 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10840.26-10840.74" */ rules_23_io_Chan2_out_1_Data : _GEN_1009;
  assign _GEN_1055 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10841.26-10841.73" */ rules_23_io_Chan2_out_2_Cmd : _GEN_1010;
  assign _GEN_1056 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10842.26-10842.74" */ rules_23_io_Chan2_out_2_Data : _GEN_1011;
  assign _GEN_1057 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10843.26-10843.73" */ rules_23_io_Chan2_out_3_Cmd : _GEN_1012;
  assign _GEN_1058 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10844.26-10844.74" */ rules_23_io_Chan2_out_3_Data : _GEN_1013;
  assign _GEN_1059 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10845.26-10845.73" */ rules_23_io_Chan3_out_0_Cmd : _GEN_1014;
  assign _GEN_1060 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10846.26-10846.74" */ rules_23_io_Chan3_out_0_Data : _GEN_1015;
  assign _GEN_1061 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10847.26-10847.73" */ rules_23_io_Chan3_out_1_Cmd : _GEN_1016;
  assign _GEN_1062 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10848.26-10848.74" */ rules_23_io_Chan3_out_1_Data : _GEN_1017;
  assign _GEN_1063 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10849.26-10849.73" */ rules_23_io_Chan3_out_2_Cmd : _GEN_1018;
  assign _GEN_1064 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10850.26-10850.74" */ rules_23_io_Chan3_out_2_Data : _GEN_1019;
  assign _GEN_1065 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10851.26-10851.73" */ rules_23_io_Chan3_out_3_Cmd : _GEN_1020;
  assign _GEN_1066 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10852.26-10852.74" */ rules_23_io_Chan3_out_3_Data : _GEN_1021;
  assign _GEN_1067 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10853.21-10853.65" */ rules_23_io_InvSet_out_0 : _GEN_1022;
  assign _GEN_1068 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10854.21-10854.65" */ rules_23_io_InvSet_out_1 : _GEN_1023;
  assign _GEN_1069 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10855.21-10855.65" */ rules_23_io_InvSet_out_2 : _GEN_1024;
  assign _GEN_1070 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10856.21-10856.65" */ rules_23_io_InvSet_out_3 : _GEN_1025;
  assign _GEN_1071 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10857.21-10857.65" */ rules_23_io_ShrSet_out_0 : _GEN_1026;
  assign _GEN_1072 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10858.21-10858.65" */ rules_23_io_ShrSet_out_1 : _GEN_1027;
  assign _GEN_1073 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10859.21-10859.65" */ rules_23_io_ShrSet_out_2 : _GEN_1028;
  assign _GEN_1074 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10860.21-10860.65" */ rules_23_io_ShrSet_out_3 : _GEN_1029;
  assign _GEN_1075 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10861.21-10861.63" */ rules_23_io_ExGntd_out : _GEN_1030;
  assign _GEN_1076 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10862.26-10862.68" */ rules_23_io_CurCmd_out : _GEN_1031;
  assign _GEN_1077 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10863.26-10863.68" */ rules_23_io_CurPtr_out : _GEN_1032;
  assign _GEN_1078 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10864.26-10864.69" */ rules_23_io_MemData_out : _GEN_1033;
  assign _GEN_1079 = _T_46 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10865.26-10865.69" */ rules_23_io_AuxData_out : _GEN_1034;
  assign _GEN_1080 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10867.26-10867.75" */ rules_24_io_Cache_out_0_State : _GEN_1035;
  assign _GEN_1081 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10868.26-10868.74" */ rules_24_io_Cache_out_0_Data : _GEN_1036;
  assign _GEN_1082 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10869.26-10869.75" */ rules_24_io_Cache_out_1_State : _GEN_1037;
  assign _GEN_1083 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10870.26-10870.74" */ rules_24_io_Cache_out_1_Data : _GEN_1038;
  assign _GEN_1084 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10871.26-10871.75" */ rules_24_io_Cache_out_2_State : _GEN_1039;
  assign _GEN_1085 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10872.26-10872.74" */ rules_24_io_Cache_out_2_Data : _GEN_1040;
  assign _GEN_1086 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10873.26-10873.75" */ rules_24_io_Cache_out_3_State : _GEN_1041;
  assign _GEN_1087 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10874.26-10874.74" */ rules_24_io_Cache_out_3_Data : _GEN_1042;
  assign _GEN_1088 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10875.26-10875.73" */ rules_24_io_Chan1_out_0_Cmd : _GEN_1043;
  assign _GEN_1089 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10876.26-10876.74" */ rules_24_io_Chan1_out_0_Data : _GEN_1044;
  assign _GEN_1090 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10877.26-10877.73" */ rules_24_io_Chan1_out_1_Cmd : _GEN_1045;
  assign _GEN_1091 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10878.26-10878.74" */ rules_24_io_Chan1_out_1_Data : _GEN_1046;
  assign _GEN_1092 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10879.26-10879.73" */ rules_24_io_Chan1_out_2_Cmd : _GEN_1047;
  assign _GEN_1093 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10880.26-10880.74" */ rules_24_io_Chan1_out_2_Data : _GEN_1048;
  assign _GEN_1094 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10881.26-10881.73" */ rules_24_io_Chan1_out_3_Cmd : _GEN_1049;
  assign _GEN_1095 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10882.26-10882.74" */ rules_24_io_Chan1_out_3_Data : _GEN_1050;
  assign _GEN_1096 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10883.26-10883.73" */ rules_24_io_Chan2_out_0_Cmd : _GEN_1051;
  assign _GEN_1097 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10884.26-10884.74" */ rules_24_io_Chan2_out_0_Data : _GEN_1052;
  assign _GEN_1098 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10885.26-10885.73" */ rules_24_io_Chan2_out_1_Cmd : _GEN_1053;
  assign _GEN_1099 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10886.26-10886.74" */ rules_24_io_Chan2_out_1_Data : _GEN_1054;
  assign _GEN_1100 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10887.26-10887.73" */ rules_24_io_Chan2_out_2_Cmd : _GEN_1055;
  assign _GEN_1101 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10888.26-10888.74" */ rules_24_io_Chan2_out_2_Data : _GEN_1056;
  assign _GEN_1102 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10889.26-10889.73" */ rules_24_io_Chan2_out_3_Cmd : _GEN_1057;
  assign _GEN_1103 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10890.26-10890.74" */ rules_24_io_Chan2_out_3_Data : _GEN_1058;
  assign _GEN_1104 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10891.26-10891.73" */ rules_24_io_Chan3_out_0_Cmd : _GEN_1059;
  assign _GEN_1105 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10892.26-10892.74" */ rules_24_io_Chan3_out_0_Data : _GEN_1060;
  assign _GEN_1106 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10893.26-10893.73" */ rules_24_io_Chan3_out_1_Cmd : _GEN_1061;
  assign _GEN_1107 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10894.26-10894.74" */ rules_24_io_Chan3_out_1_Data : _GEN_1062;
  assign _GEN_1108 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10895.26-10895.73" */ rules_24_io_Chan3_out_2_Cmd : _GEN_1063;
  assign _GEN_1109 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10896.26-10896.74" */ rules_24_io_Chan3_out_2_Data : _GEN_1064;
  assign _GEN_1110 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10897.26-10897.73" */ rules_24_io_Chan3_out_3_Cmd : _GEN_1065;
  assign _GEN_1111 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10898.26-10898.74" */ rules_24_io_Chan3_out_3_Data : _GEN_1066;
  assign _GEN_1112 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10899.21-10899.65" */ rules_24_io_InvSet_out_0 : _GEN_1067;
  assign _GEN_1113 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10900.21-10900.65" */ rules_24_io_InvSet_out_1 : _GEN_1068;
  assign _GEN_1114 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10901.21-10901.65" */ rules_24_io_InvSet_out_2 : _GEN_1069;
  assign _GEN_1115 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10902.21-10902.65" */ rules_24_io_InvSet_out_3 : _GEN_1070;
  assign _GEN_1116 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10903.21-10903.65" */ rules_24_io_ShrSet_out_0 : _GEN_1071;
  assign _GEN_1117 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10904.21-10904.65" */ rules_24_io_ShrSet_out_1 : _GEN_1072;
  assign _GEN_1118 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10905.21-10905.65" */ rules_24_io_ShrSet_out_2 : _GEN_1073;
  assign _GEN_1119 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10906.21-10906.65" */ rules_24_io_ShrSet_out_3 : _GEN_1074;
  assign _GEN_1120 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10907.21-10907.63" */ rules_24_io_ExGntd_out : _GEN_1075;
  assign _GEN_1121 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10908.26-10908.68" */ rules_24_io_CurCmd_out : _GEN_1076;
  assign _GEN_1122 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10909.26-10909.68" */ rules_24_io_CurPtr_out : _GEN_1077;
  assign _GEN_1123 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10910.26-10910.69" */ rules_24_io_MemData_out : _GEN_1078;
  assign _GEN_1124 = _T_48 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10911.26-10911.69" */ rules_24_io_AuxData_out : _GEN_1079;
  assign _GEN_1125 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10913.26-10913.75" */ rules_25_io_Cache_out_0_State : _GEN_1080;
  assign _GEN_1126 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10914.26-10914.74" */ rules_25_io_Cache_out_0_Data : _GEN_1081;
  assign _GEN_1127 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10915.26-10915.75" */ rules_25_io_Cache_out_1_State : _GEN_1082;
  assign _GEN_1128 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10916.26-10916.74" */ rules_25_io_Cache_out_1_Data : _GEN_1083;
  assign _GEN_1129 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10917.26-10917.75" */ rules_25_io_Cache_out_2_State : _GEN_1084;
  assign _GEN_1130 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10918.26-10918.74" */ rules_25_io_Cache_out_2_Data : _GEN_1085;
  assign _GEN_1131 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10919.26-10919.75" */ rules_25_io_Cache_out_3_State : _GEN_1086;
  assign _GEN_1132 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10920.26-10920.74" */ rules_25_io_Cache_out_3_Data : _GEN_1087;
  assign _GEN_1133 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10921.26-10921.73" */ rules_25_io_Chan1_out_0_Cmd : _GEN_1088;
  assign _GEN_1134 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10922.26-10922.74" */ rules_25_io_Chan1_out_0_Data : _GEN_1089;
  assign _GEN_1135 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10923.26-10923.73" */ rules_25_io_Chan1_out_1_Cmd : _GEN_1090;
  assign _GEN_1136 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10924.26-10924.74" */ rules_25_io_Chan1_out_1_Data : _GEN_1091;
  assign _GEN_1137 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10925.26-10925.73" */ rules_25_io_Chan1_out_2_Cmd : _GEN_1092;
  assign _GEN_1138 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10926.26-10926.74" */ rules_25_io_Chan1_out_2_Data : _GEN_1093;
  assign _GEN_1139 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10927.26-10927.73" */ rules_25_io_Chan1_out_3_Cmd : _GEN_1094;
  assign _GEN_1140 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10928.26-10928.74" */ rules_25_io_Chan1_out_3_Data : _GEN_1095;
  assign _GEN_1141 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10929.26-10929.73" */ rules_25_io_Chan2_out_0_Cmd : _GEN_1096;
  assign _GEN_1142 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10930.26-10930.74" */ rules_25_io_Chan2_out_0_Data : _GEN_1097;
  assign _GEN_1143 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10931.26-10931.73" */ rules_25_io_Chan2_out_1_Cmd : _GEN_1098;
  assign _GEN_1144 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10932.26-10932.74" */ rules_25_io_Chan2_out_1_Data : _GEN_1099;
  assign _GEN_1145 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10933.26-10933.73" */ rules_25_io_Chan2_out_2_Cmd : _GEN_1100;
  assign _GEN_1146 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10934.26-10934.74" */ rules_25_io_Chan2_out_2_Data : _GEN_1101;
  assign _GEN_1147 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10935.26-10935.73" */ rules_25_io_Chan2_out_3_Cmd : _GEN_1102;
  assign _GEN_1148 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10936.26-10936.74" */ rules_25_io_Chan2_out_3_Data : _GEN_1103;
  assign _GEN_1149 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10937.26-10937.73" */ rules_25_io_Chan3_out_0_Cmd : _GEN_1104;
  assign _GEN_1150 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10938.26-10938.74" */ rules_25_io_Chan3_out_0_Data : _GEN_1105;
  assign _GEN_1151 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10939.26-10939.73" */ rules_25_io_Chan3_out_1_Cmd : _GEN_1106;
  assign _GEN_1152 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10940.26-10940.74" */ rules_25_io_Chan3_out_1_Data : _GEN_1107;
  assign _GEN_1153 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10941.26-10941.73" */ rules_25_io_Chan3_out_2_Cmd : _GEN_1108;
  assign _GEN_1154 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10942.26-10942.74" */ rules_25_io_Chan3_out_2_Data : _GEN_1109;
  assign _GEN_1155 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10943.26-10943.73" */ rules_25_io_Chan3_out_3_Cmd : _GEN_1110;
  assign _GEN_1156 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10944.26-10944.74" */ rules_25_io_Chan3_out_3_Data : _GEN_1111;
  assign _GEN_1157 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10945.21-10945.65" */ rules_25_io_InvSet_out_0 : _GEN_1112;
  assign _GEN_1158 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10946.21-10946.65" */ rules_25_io_InvSet_out_1 : _GEN_1113;
  assign _GEN_1159 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10947.21-10947.65" */ rules_25_io_InvSet_out_2 : _GEN_1114;
  assign _GEN_1160 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10948.21-10948.65" */ rules_25_io_InvSet_out_3 : _GEN_1115;
  assign _GEN_1161 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10949.21-10949.65" */ rules_25_io_ShrSet_out_0 : _GEN_1116;
  assign _GEN_1162 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10950.21-10950.65" */ rules_25_io_ShrSet_out_1 : _GEN_1117;
  assign _GEN_1163 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10951.21-10951.65" */ rules_25_io_ShrSet_out_2 : _GEN_1118;
  assign _GEN_1164 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10952.21-10952.65" */ rules_25_io_ShrSet_out_3 : _GEN_1119;
  assign _GEN_1165 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10953.21-10953.63" */ rules_25_io_ExGntd_out : _GEN_1120;
  assign _GEN_1166 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10954.26-10954.68" */ rules_25_io_CurCmd_out : _GEN_1121;
  assign _GEN_1167 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10955.26-10955.68" */ rules_25_io_CurPtr_out : _GEN_1122;
  assign _GEN_1168 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10956.26-10956.69" */ rules_25_io_MemData_out : _GEN_1123;
  assign _GEN_1169 = _T_50 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10957.26-10957.69" */ rules_25_io_AuxData_out : _GEN_1124;
  assign _GEN_1170 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10959.26-10959.75" */ rules_26_io_Cache_out_0_State : _GEN_1125;
  assign _GEN_1171 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10960.26-10960.74" */ rules_26_io_Cache_out_0_Data : _GEN_1126;
  assign _GEN_1172 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10961.26-10961.75" */ rules_26_io_Cache_out_1_State : _GEN_1127;
  assign _GEN_1173 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10962.26-10962.74" */ rules_26_io_Cache_out_1_Data : _GEN_1128;
  assign _GEN_1174 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10963.26-10963.75" */ rules_26_io_Cache_out_2_State : _GEN_1129;
  assign _GEN_1175 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10964.26-10964.74" */ rules_26_io_Cache_out_2_Data : _GEN_1130;
  assign _GEN_1176 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10965.26-10965.75" */ rules_26_io_Cache_out_3_State : _GEN_1131;
  assign _GEN_1177 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10966.26-10966.74" */ rules_26_io_Cache_out_3_Data : _GEN_1132;
  assign _GEN_1178 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10967.26-10967.73" */ rules_26_io_Chan1_out_0_Cmd : _GEN_1133;
  assign _GEN_1179 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10968.26-10968.74" */ rules_26_io_Chan1_out_0_Data : _GEN_1134;
  assign _GEN_1180 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10969.26-10969.73" */ rules_26_io_Chan1_out_1_Cmd : _GEN_1135;
  assign _GEN_1181 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10970.26-10970.74" */ rules_26_io_Chan1_out_1_Data : _GEN_1136;
  assign _GEN_1182 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10971.26-10971.73" */ rules_26_io_Chan1_out_2_Cmd : _GEN_1137;
  assign _GEN_1183 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10972.26-10972.74" */ rules_26_io_Chan1_out_2_Data : _GEN_1138;
  assign _GEN_1184 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10973.26-10973.73" */ rules_26_io_Chan1_out_3_Cmd : _GEN_1139;
  assign _GEN_1185 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10974.26-10974.74" */ rules_26_io_Chan1_out_3_Data : _GEN_1140;
  assign _GEN_1186 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10975.26-10975.73" */ rules_26_io_Chan2_out_0_Cmd : _GEN_1141;
  assign _GEN_1187 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10976.26-10976.74" */ rules_26_io_Chan2_out_0_Data : _GEN_1142;
  assign _GEN_1188 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10977.26-10977.73" */ rules_26_io_Chan2_out_1_Cmd : _GEN_1143;
  assign _GEN_1189 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10978.26-10978.74" */ rules_26_io_Chan2_out_1_Data : _GEN_1144;
  assign _GEN_1190 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10979.26-10979.73" */ rules_26_io_Chan2_out_2_Cmd : _GEN_1145;
  assign _GEN_1191 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10980.26-10980.74" */ rules_26_io_Chan2_out_2_Data : _GEN_1146;
  assign _GEN_1192 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10981.26-10981.73" */ rules_26_io_Chan2_out_3_Cmd : _GEN_1147;
  assign _GEN_1193 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10982.26-10982.74" */ rules_26_io_Chan2_out_3_Data : _GEN_1148;
  assign _GEN_1194 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10983.26-10983.73" */ rules_26_io_Chan3_out_0_Cmd : _GEN_1149;
  assign _GEN_1195 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10984.26-10984.74" */ rules_26_io_Chan3_out_0_Data : _GEN_1150;
  assign _GEN_1196 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10985.26-10985.73" */ rules_26_io_Chan3_out_1_Cmd : _GEN_1151;
  assign _GEN_1197 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10986.26-10986.74" */ rules_26_io_Chan3_out_1_Data : _GEN_1152;
  assign _GEN_1198 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10987.26-10987.73" */ rules_26_io_Chan3_out_2_Cmd : _GEN_1153;
  assign _GEN_1199 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10988.26-10988.74" */ rules_26_io_Chan3_out_2_Data : _GEN_1154;
  assign _GEN_1200 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10989.26-10989.73" */ rules_26_io_Chan3_out_3_Cmd : _GEN_1155;
  assign _GEN_1201 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10990.26-10990.74" */ rules_26_io_Chan3_out_3_Data : _GEN_1156;
  assign _GEN_1202 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10991.21-10991.65" */ rules_26_io_InvSet_out_0 : _GEN_1157;
  assign _GEN_1203 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10992.21-10992.65" */ rules_26_io_InvSet_out_1 : _GEN_1158;
  assign _GEN_1204 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10993.21-10993.65" */ rules_26_io_InvSet_out_2 : _GEN_1159;
  assign _GEN_1205 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10994.21-10994.65" */ rules_26_io_InvSet_out_3 : _GEN_1160;
  assign _GEN_1206 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10995.21-10995.65" */ rules_26_io_ShrSet_out_0 : _GEN_1161;
  assign _GEN_1207 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10996.21-10996.65" */ rules_26_io_ShrSet_out_1 : _GEN_1162;
  assign _GEN_1208 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10997.21-10997.65" */ rules_26_io_ShrSet_out_2 : _GEN_1163;
  assign _GEN_1209 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10998.21-10998.65" */ rules_26_io_ShrSet_out_3 : _GEN_1164;
  assign _GEN_1210 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:10999.21-10999.63" */ rules_26_io_ExGntd_out : _GEN_1165;
  assign _GEN_1211 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11000.26-11000.68" */ rules_26_io_CurCmd_out : _GEN_1166;
  assign _GEN_1212 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11001.26-11001.68" */ rules_26_io_CurPtr_out : _GEN_1167;
  assign _GEN_1213 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11002.26-11002.69" */ rules_26_io_MemData_out : _GEN_1168;
  assign _GEN_1214 = _T_52 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11003.26-11003.69" */ rules_26_io_AuxData_out : _GEN_1169;
  assign _GEN_1215 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11005.26-11005.75" */ rules_27_io_Cache_out_0_State : _GEN_1170;
  assign _GEN_1216 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11006.26-11006.74" */ rules_27_io_Cache_out_0_Data : _GEN_1171;
  assign _GEN_1217 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11007.26-11007.75" */ rules_27_io_Cache_out_1_State : _GEN_1172;
  assign _GEN_1218 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11008.26-11008.74" */ rules_27_io_Cache_out_1_Data : _GEN_1173;
  assign _GEN_1219 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11009.26-11009.75" */ rules_27_io_Cache_out_2_State : _GEN_1174;
  assign _GEN_1220 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11010.26-11010.74" */ rules_27_io_Cache_out_2_Data : _GEN_1175;
  assign _GEN_1221 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11011.26-11011.75" */ rules_27_io_Cache_out_3_State : _GEN_1176;
  assign _GEN_1222 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11012.26-11012.74" */ rules_27_io_Cache_out_3_Data : _GEN_1177;
  assign _GEN_1223 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11013.26-11013.73" */ rules_27_io_Chan1_out_0_Cmd : _GEN_1178;
  assign _GEN_1224 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11014.26-11014.74" */ rules_27_io_Chan1_out_0_Data : _GEN_1179;
  assign _GEN_1225 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11015.26-11015.73" */ rules_27_io_Chan1_out_1_Cmd : _GEN_1180;
  assign _GEN_1226 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11016.26-11016.74" */ rules_27_io_Chan1_out_1_Data : _GEN_1181;
  assign _GEN_1227 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11017.26-11017.73" */ rules_27_io_Chan1_out_2_Cmd : _GEN_1182;
  assign _GEN_1228 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11018.26-11018.74" */ rules_27_io_Chan1_out_2_Data : _GEN_1183;
  assign _GEN_1229 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11019.26-11019.73" */ rules_27_io_Chan1_out_3_Cmd : _GEN_1184;
  assign _GEN_1230 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11020.26-11020.74" */ rules_27_io_Chan1_out_3_Data : _GEN_1185;
  assign _GEN_1231 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11021.26-11021.73" */ rules_27_io_Chan2_out_0_Cmd : _GEN_1186;
  assign _GEN_1232 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11022.26-11022.74" */ rules_27_io_Chan2_out_0_Data : _GEN_1187;
  assign _GEN_1233 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11023.26-11023.73" */ rules_27_io_Chan2_out_1_Cmd : _GEN_1188;
  assign _GEN_1234 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11024.26-11024.74" */ rules_27_io_Chan2_out_1_Data : _GEN_1189;
  assign _GEN_1235 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11025.26-11025.73" */ rules_27_io_Chan2_out_2_Cmd : _GEN_1190;
  assign _GEN_1236 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11026.26-11026.74" */ rules_27_io_Chan2_out_2_Data : _GEN_1191;
  assign _GEN_1237 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11027.26-11027.73" */ rules_27_io_Chan2_out_3_Cmd : _GEN_1192;
  assign _GEN_1238 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11028.26-11028.74" */ rules_27_io_Chan2_out_3_Data : _GEN_1193;
  assign _GEN_1239 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11029.26-11029.73" */ rules_27_io_Chan3_out_0_Cmd : _GEN_1194;
  assign _GEN_1240 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11030.26-11030.74" */ rules_27_io_Chan3_out_0_Data : _GEN_1195;
  assign _GEN_1241 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11031.26-11031.73" */ rules_27_io_Chan3_out_1_Cmd : _GEN_1196;
  assign _GEN_1242 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11032.26-11032.74" */ rules_27_io_Chan3_out_1_Data : _GEN_1197;
  assign _GEN_1243 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11033.26-11033.73" */ rules_27_io_Chan3_out_2_Cmd : _GEN_1198;
  assign _GEN_1244 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11034.26-11034.74" */ rules_27_io_Chan3_out_2_Data : _GEN_1199;
  assign _GEN_1245 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11035.26-11035.73" */ rules_27_io_Chan3_out_3_Cmd : _GEN_1200;
  assign _GEN_1246 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11036.26-11036.74" */ rules_27_io_Chan3_out_3_Data : _GEN_1201;
  assign _GEN_1247 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11037.21-11037.65" */ rules_27_io_InvSet_out_0 : _GEN_1202;
  assign _GEN_1248 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11038.21-11038.65" */ rules_27_io_InvSet_out_1 : _GEN_1203;
  assign _GEN_1249 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11039.21-11039.65" */ rules_27_io_InvSet_out_2 : _GEN_1204;
  assign _GEN_1250 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11040.21-11040.65" */ rules_27_io_InvSet_out_3 : _GEN_1205;
  assign _GEN_1251 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11041.21-11041.65" */ rules_27_io_ShrSet_out_0 : _GEN_1206;
  assign _GEN_1252 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11042.21-11042.65" */ rules_27_io_ShrSet_out_1 : _GEN_1207;
  assign _GEN_1253 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11043.21-11043.65" */ rules_27_io_ShrSet_out_2 : _GEN_1208;
  assign _GEN_1254 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11044.21-11044.65" */ rules_27_io_ShrSet_out_3 : _GEN_1209;
  assign _GEN_1255 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11045.21-11045.63" */ rules_27_io_ExGntd_out : _GEN_1210;
  assign _GEN_1256 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11046.26-11046.68" */ rules_27_io_CurCmd_out : _GEN_1211;
  assign _GEN_1257 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11047.26-11047.68" */ rules_27_io_CurPtr_out : _GEN_1212;
  assign _GEN_1258 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11048.26-11048.69" */ rules_27_io_MemData_out : _GEN_1213;
  assign _GEN_1259 = _T_54 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11049.26-11049.69" */ rules_27_io_AuxData_out : _GEN_1214;
  assign _GEN_1260 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11051.26-11051.75" */ rules_28_io_Cache_out_0_State : _GEN_1215;
  assign _GEN_1261 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11052.26-11052.74" */ rules_28_io_Cache_out_0_Data : _GEN_1216;
  assign _GEN_1262 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11053.26-11053.75" */ rules_28_io_Cache_out_1_State : _GEN_1217;
  assign _GEN_1263 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11054.26-11054.74" */ rules_28_io_Cache_out_1_Data : _GEN_1218;
  assign _GEN_1264 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11055.26-11055.75" */ rules_28_io_Cache_out_2_State : _GEN_1219;
  assign _GEN_1265 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11056.26-11056.74" */ rules_28_io_Cache_out_2_Data : _GEN_1220;
  assign _GEN_1266 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11057.26-11057.75" */ rules_28_io_Cache_out_3_State : _GEN_1221;
  assign _GEN_1267 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11058.26-11058.74" */ rules_28_io_Cache_out_3_Data : _GEN_1222;
  assign _GEN_1268 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11059.26-11059.73" */ rules_28_io_Chan1_out_0_Cmd : _GEN_1223;
  assign _GEN_1269 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11060.26-11060.74" */ rules_28_io_Chan1_out_0_Data : _GEN_1224;
  assign _GEN_1270 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11061.26-11061.73" */ rules_28_io_Chan1_out_1_Cmd : _GEN_1225;
  assign _GEN_1271 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11062.26-11062.74" */ rules_28_io_Chan1_out_1_Data : _GEN_1226;
  assign _GEN_1272 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11063.26-11063.73" */ rules_28_io_Chan1_out_2_Cmd : _GEN_1227;
  assign _GEN_1273 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11064.26-11064.74" */ rules_28_io_Chan1_out_2_Data : _GEN_1228;
  assign _GEN_1274 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11065.26-11065.73" */ rules_28_io_Chan1_out_3_Cmd : _GEN_1229;
  assign _GEN_1275 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11066.26-11066.74" */ rules_28_io_Chan1_out_3_Data : _GEN_1230;
  assign _GEN_1276 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11067.26-11067.73" */ rules_28_io_Chan2_out_0_Cmd : _GEN_1231;
  assign _GEN_1277 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11068.26-11068.74" */ rules_28_io_Chan2_out_0_Data : _GEN_1232;
  assign _GEN_1278 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11069.26-11069.73" */ rules_28_io_Chan2_out_1_Cmd : _GEN_1233;
  assign _GEN_1279 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11070.26-11070.74" */ rules_28_io_Chan2_out_1_Data : _GEN_1234;
  assign _GEN_1280 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11071.26-11071.73" */ rules_28_io_Chan2_out_2_Cmd : _GEN_1235;
  assign _GEN_1281 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11072.26-11072.74" */ rules_28_io_Chan2_out_2_Data : _GEN_1236;
  assign _GEN_1282 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11073.26-11073.73" */ rules_28_io_Chan2_out_3_Cmd : _GEN_1237;
  assign _GEN_1283 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11074.26-11074.74" */ rules_28_io_Chan2_out_3_Data : _GEN_1238;
  assign _GEN_1284 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11075.26-11075.73" */ rules_28_io_Chan3_out_0_Cmd : _GEN_1239;
  assign _GEN_1285 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11076.26-11076.74" */ rules_28_io_Chan3_out_0_Data : _GEN_1240;
  assign _GEN_1286 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11077.26-11077.73" */ rules_28_io_Chan3_out_1_Cmd : _GEN_1241;
  assign _GEN_1287 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11078.26-11078.74" */ rules_28_io_Chan3_out_1_Data : _GEN_1242;
  assign _GEN_1288 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11079.26-11079.73" */ rules_28_io_Chan3_out_2_Cmd : _GEN_1243;
  assign _GEN_1289 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11080.26-11080.74" */ rules_28_io_Chan3_out_2_Data : _GEN_1244;
  assign _GEN_1290 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11081.26-11081.73" */ rules_28_io_Chan3_out_3_Cmd : _GEN_1245;
  assign _GEN_1291 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11082.26-11082.74" */ rules_28_io_Chan3_out_3_Data : _GEN_1246;
  assign _GEN_1292 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11083.21-11083.65" */ rules_28_io_InvSet_out_0 : _GEN_1247;
  assign _GEN_1293 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11084.21-11084.65" */ rules_28_io_InvSet_out_1 : _GEN_1248;
  assign _GEN_1294 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11085.21-11085.65" */ rules_28_io_InvSet_out_2 : _GEN_1249;
  assign _GEN_1295 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11086.21-11086.65" */ rules_28_io_InvSet_out_3 : _GEN_1250;
  assign _GEN_1296 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11087.21-11087.65" */ rules_28_io_ShrSet_out_0 : _GEN_1251;
  assign _GEN_1297 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11088.21-11088.65" */ rules_28_io_ShrSet_out_1 : _GEN_1252;
  assign _GEN_1298 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11089.21-11089.65" */ rules_28_io_ShrSet_out_2 : _GEN_1253;
  assign _GEN_1299 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11090.21-11090.65" */ rules_28_io_ShrSet_out_3 : _GEN_1254;
  assign _GEN_1300 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11091.21-11091.63" */ rules_28_io_ExGntd_out : _GEN_1255;
  assign _GEN_1301 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11092.26-11092.68" */ rules_28_io_CurCmd_out : _GEN_1256;
  assign _GEN_1302 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11093.26-11093.68" */ rules_28_io_CurPtr_out : _GEN_1257;
  assign _GEN_1303 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11094.26-11094.69" */ rules_28_io_MemData_out : _GEN_1258;
  assign _GEN_1304 = _T_56 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11095.26-11095.69" */ rules_28_io_AuxData_out : _GEN_1259;
  assign _GEN_1305 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11097.26-11097.75" */ rules_29_io_Cache_out_0_State : _GEN_1260;
  assign _GEN_1306 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11098.26-11098.74" */ rules_29_io_Cache_out_0_Data : _GEN_1261;
  assign _GEN_1307 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11099.26-11099.75" */ rules_29_io_Cache_out_1_State : _GEN_1262;
  assign _GEN_1308 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11100.26-11100.74" */ rules_29_io_Cache_out_1_Data : _GEN_1263;
  assign _GEN_1309 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11101.26-11101.75" */ rules_29_io_Cache_out_2_State : _GEN_1264;
  assign _GEN_1310 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11102.26-11102.74" */ rules_29_io_Cache_out_2_Data : _GEN_1265;
  assign _GEN_1311 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11103.26-11103.75" */ rules_29_io_Cache_out_3_State : _GEN_1266;
  assign _GEN_1312 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11104.26-11104.74" */ rules_29_io_Cache_out_3_Data : _GEN_1267;
  assign _GEN_1313 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11105.26-11105.73" */ rules_29_io_Chan1_out_0_Cmd : _GEN_1268;
  assign _GEN_1314 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11106.26-11106.74" */ rules_29_io_Chan1_out_0_Data : _GEN_1269;
  assign _GEN_1315 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11107.26-11107.73" */ rules_29_io_Chan1_out_1_Cmd : _GEN_1270;
  assign _GEN_1316 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11108.26-11108.74" */ rules_29_io_Chan1_out_1_Data : _GEN_1271;
  assign _GEN_1317 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11109.26-11109.73" */ rules_29_io_Chan1_out_2_Cmd : _GEN_1272;
  assign _GEN_1318 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11110.26-11110.74" */ rules_29_io_Chan1_out_2_Data : _GEN_1273;
  assign _GEN_1319 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11111.26-11111.73" */ rules_29_io_Chan1_out_3_Cmd : _GEN_1274;
  assign _GEN_1320 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11112.26-11112.74" */ rules_29_io_Chan1_out_3_Data : _GEN_1275;
  assign _GEN_1321 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11113.26-11113.73" */ rules_29_io_Chan2_out_0_Cmd : _GEN_1276;
  assign _GEN_1322 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11114.26-11114.74" */ rules_29_io_Chan2_out_0_Data : _GEN_1277;
  assign _GEN_1323 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11115.26-11115.73" */ rules_29_io_Chan2_out_1_Cmd : _GEN_1278;
  assign _GEN_1324 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11116.26-11116.74" */ rules_29_io_Chan2_out_1_Data : _GEN_1279;
  assign _GEN_1325 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11117.26-11117.73" */ rules_29_io_Chan2_out_2_Cmd : _GEN_1280;
  assign _GEN_1326 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11118.26-11118.74" */ rules_29_io_Chan2_out_2_Data : _GEN_1281;
  assign _GEN_1327 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11119.26-11119.73" */ rules_29_io_Chan2_out_3_Cmd : _GEN_1282;
  assign _GEN_1328 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11120.26-11120.74" */ rules_29_io_Chan2_out_3_Data : _GEN_1283;
  assign _GEN_1329 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11121.26-11121.73" */ rules_29_io_Chan3_out_0_Cmd : _GEN_1284;
  assign _GEN_1330 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11122.26-11122.74" */ rules_29_io_Chan3_out_0_Data : _GEN_1285;
  assign _GEN_1331 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11123.26-11123.73" */ rules_29_io_Chan3_out_1_Cmd : _GEN_1286;
  assign _GEN_1332 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11124.26-11124.74" */ rules_29_io_Chan3_out_1_Data : _GEN_1287;
  assign _GEN_1333 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11125.26-11125.73" */ rules_29_io_Chan3_out_2_Cmd : _GEN_1288;
  assign _GEN_1334 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11126.26-11126.74" */ rules_29_io_Chan3_out_2_Data : _GEN_1289;
  assign _GEN_1335 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11127.26-11127.73" */ rules_29_io_Chan3_out_3_Cmd : _GEN_1290;
  assign _GEN_1336 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11128.26-11128.74" */ rules_29_io_Chan3_out_3_Data : _GEN_1291;
  assign _GEN_1337 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11129.21-11129.65" */ rules_29_io_InvSet_out_0 : _GEN_1292;
  assign _GEN_1338 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11130.21-11130.65" */ rules_29_io_InvSet_out_1 : _GEN_1293;
  assign _GEN_1339 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11131.21-11131.65" */ rules_29_io_InvSet_out_2 : _GEN_1294;
  assign _GEN_1340 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11132.21-11132.65" */ rules_29_io_InvSet_out_3 : _GEN_1295;
  assign _GEN_1341 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11133.21-11133.65" */ rules_29_io_ShrSet_out_0 : _GEN_1296;
  assign _GEN_1342 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11134.21-11134.65" */ rules_29_io_ShrSet_out_1 : _GEN_1297;
  assign _GEN_1343 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11135.21-11135.65" */ rules_29_io_ShrSet_out_2 : _GEN_1298;
  assign _GEN_1344 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11136.21-11136.65" */ rules_29_io_ShrSet_out_3 : _GEN_1299;
  assign _GEN_1345 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11137.21-11137.63" */ rules_29_io_ExGntd_out : _GEN_1300;
  assign _GEN_1346 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11138.26-11138.68" */ rules_29_io_CurCmd_out : _GEN_1301;
  assign _GEN_1347 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11139.26-11139.68" */ rules_29_io_CurPtr_out : _GEN_1302;
  assign _GEN_1348 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11140.26-11140.69" */ rules_29_io_MemData_out : _GEN_1303;
  assign _GEN_1349 = _T_58 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11141.26-11141.69" */ rules_29_io_AuxData_out : _GEN_1304;
  assign _GEN_1350 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11143.26-11143.75" */ rules_30_io_Cache_out_0_State : _GEN_1305;
  assign _GEN_1351 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11144.26-11144.74" */ rules_30_io_Cache_out_0_Data : _GEN_1306;
  assign _GEN_1352 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11145.26-11145.75" */ rules_30_io_Cache_out_1_State : _GEN_1307;
  assign _GEN_1353 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11146.26-11146.74" */ rules_30_io_Cache_out_1_Data : _GEN_1308;
  assign _GEN_1354 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11147.26-11147.75" */ rules_30_io_Cache_out_2_State : _GEN_1309;
  assign _GEN_1355 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11148.26-11148.74" */ rules_30_io_Cache_out_2_Data : _GEN_1310;
  assign _GEN_1356 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11149.26-11149.75" */ rules_30_io_Cache_out_3_State : _GEN_1311;
  assign _GEN_1357 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11150.26-11150.74" */ rules_30_io_Cache_out_3_Data : _GEN_1312;
  assign _GEN_1358 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11151.26-11151.73" */ rules_30_io_Chan1_out_0_Cmd : _GEN_1313;
  assign _GEN_1359 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11152.26-11152.74" */ rules_30_io_Chan1_out_0_Data : _GEN_1314;
  assign _GEN_1360 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11153.26-11153.73" */ rules_30_io_Chan1_out_1_Cmd : _GEN_1315;
  assign _GEN_1361 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11154.26-11154.74" */ rules_30_io_Chan1_out_1_Data : _GEN_1316;
  assign _GEN_1362 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11155.26-11155.73" */ rules_30_io_Chan1_out_2_Cmd : _GEN_1317;
  assign _GEN_1363 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11156.26-11156.74" */ rules_30_io_Chan1_out_2_Data : _GEN_1318;
  assign _GEN_1364 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11157.26-11157.73" */ rules_30_io_Chan1_out_3_Cmd : _GEN_1319;
  assign _GEN_1365 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11158.26-11158.74" */ rules_30_io_Chan1_out_3_Data : _GEN_1320;
  assign _GEN_1366 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11159.26-11159.73" */ rules_30_io_Chan2_out_0_Cmd : _GEN_1321;
  assign _GEN_1367 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11160.26-11160.74" */ rules_30_io_Chan2_out_0_Data : _GEN_1322;
  assign _GEN_1368 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11161.26-11161.73" */ rules_30_io_Chan2_out_1_Cmd : _GEN_1323;
  assign _GEN_1369 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11162.26-11162.74" */ rules_30_io_Chan2_out_1_Data : _GEN_1324;
  assign _GEN_1370 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11163.26-11163.73" */ rules_30_io_Chan2_out_2_Cmd : _GEN_1325;
  assign _GEN_1371 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11164.26-11164.74" */ rules_30_io_Chan2_out_2_Data : _GEN_1326;
  assign _GEN_1372 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11165.26-11165.73" */ rules_30_io_Chan2_out_3_Cmd : _GEN_1327;
  assign _GEN_1373 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11166.26-11166.74" */ rules_30_io_Chan2_out_3_Data : _GEN_1328;
  assign _GEN_1374 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11167.26-11167.73" */ rules_30_io_Chan3_out_0_Cmd : _GEN_1329;
  assign _GEN_1375 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11168.26-11168.74" */ rules_30_io_Chan3_out_0_Data : _GEN_1330;
  assign _GEN_1376 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11169.26-11169.73" */ rules_30_io_Chan3_out_1_Cmd : _GEN_1331;
  assign _GEN_1377 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11170.26-11170.74" */ rules_30_io_Chan3_out_1_Data : _GEN_1332;
  assign _GEN_1378 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11171.26-11171.73" */ rules_30_io_Chan3_out_2_Cmd : _GEN_1333;
  assign _GEN_1379 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11172.26-11172.74" */ rules_30_io_Chan3_out_2_Data : _GEN_1334;
  assign _GEN_1380 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11173.26-11173.73" */ rules_30_io_Chan3_out_3_Cmd : _GEN_1335;
  assign _GEN_1381 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11174.26-11174.74" */ rules_30_io_Chan3_out_3_Data : _GEN_1336;
  assign _GEN_1382 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11175.21-11175.65" */ rules_30_io_InvSet_out_0 : _GEN_1337;
  assign _GEN_1383 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11176.21-11176.65" */ rules_30_io_InvSet_out_1 : _GEN_1338;
  assign _GEN_1384 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11177.21-11177.65" */ rules_30_io_InvSet_out_2 : _GEN_1339;
  assign _GEN_1385 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11178.21-11178.65" */ rules_30_io_InvSet_out_3 : _GEN_1340;
  assign _GEN_1386 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11179.21-11179.65" */ rules_30_io_ShrSet_out_0 : _GEN_1341;
  assign _GEN_1387 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11180.21-11180.65" */ rules_30_io_ShrSet_out_1 : _GEN_1342;
  assign _GEN_1388 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11181.21-11181.65" */ rules_30_io_ShrSet_out_2 : _GEN_1343;
  assign _GEN_1389 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11182.21-11182.65" */ rules_30_io_ShrSet_out_3 : _GEN_1344;
  assign _GEN_1390 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11183.21-11183.63" */ rules_30_io_ExGntd_out : _GEN_1345;
  assign _GEN_1391 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11184.26-11184.68" */ rules_30_io_CurCmd_out : _GEN_1346;
  assign _GEN_1392 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11185.26-11185.68" */ rules_30_io_CurPtr_out : _GEN_1347;
  assign _GEN_1393 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11186.26-11186.69" */ rules_30_io_MemData_out : _GEN_1348;
  assign _GEN_1394 = _T_60 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11187.26-11187.69" */ rules_30_io_AuxData_out : _GEN_1349;
  assign _GEN_1395 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11189.26-11189.75" */ rules_31_io_Cache_out_0_State : _GEN_1350;
  assign _GEN_1396 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11190.26-11190.74" */ rules_31_io_Cache_out_0_Data : _GEN_1351;
  assign _GEN_1397 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11191.26-11191.75" */ rules_31_io_Cache_out_1_State : _GEN_1352;
  assign _GEN_1398 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11192.26-11192.74" */ rules_31_io_Cache_out_1_Data : _GEN_1353;
  assign _GEN_1399 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11193.26-11193.75" */ rules_31_io_Cache_out_2_State : _GEN_1354;
  assign _GEN_1400 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11194.26-11194.74" */ rules_31_io_Cache_out_2_Data : _GEN_1355;
  assign _GEN_1401 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11195.26-11195.75" */ rules_31_io_Cache_out_3_State : _GEN_1356;
  assign _GEN_1402 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11196.26-11196.74" */ rules_31_io_Cache_out_3_Data : _GEN_1357;
  assign _GEN_1403 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11197.26-11197.73" */ rules_31_io_Chan1_out_0_Cmd : _GEN_1358;
  assign _GEN_1404 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11198.26-11198.74" */ rules_31_io_Chan1_out_0_Data : _GEN_1359;
  assign _GEN_1405 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11199.26-11199.73" */ rules_31_io_Chan1_out_1_Cmd : _GEN_1360;
  assign _GEN_1406 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11200.26-11200.74" */ rules_31_io_Chan1_out_1_Data : _GEN_1361;
  assign _GEN_1407 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11201.26-11201.73" */ rules_31_io_Chan1_out_2_Cmd : _GEN_1362;
  assign _GEN_1408 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11202.26-11202.74" */ rules_31_io_Chan1_out_2_Data : _GEN_1363;
  assign _GEN_1409 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11203.26-11203.73" */ rules_31_io_Chan1_out_3_Cmd : _GEN_1364;
  assign _GEN_1410 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11204.26-11204.74" */ rules_31_io_Chan1_out_3_Data : _GEN_1365;
  assign _GEN_1411 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11205.26-11205.73" */ rules_31_io_Chan2_out_0_Cmd : _GEN_1366;
  assign _GEN_1412 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11206.26-11206.74" */ rules_31_io_Chan2_out_0_Data : _GEN_1367;
  assign _GEN_1413 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11207.26-11207.73" */ rules_31_io_Chan2_out_1_Cmd : _GEN_1368;
  assign _GEN_1414 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11208.26-11208.74" */ rules_31_io_Chan2_out_1_Data : _GEN_1369;
  assign _GEN_1415 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11209.26-11209.73" */ rules_31_io_Chan2_out_2_Cmd : _GEN_1370;
  assign _GEN_1416 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11210.26-11210.74" */ rules_31_io_Chan2_out_2_Data : _GEN_1371;
  assign _GEN_1417 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11211.26-11211.73" */ rules_31_io_Chan2_out_3_Cmd : _GEN_1372;
  assign _GEN_1418 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11212.26-11212.74" */ rules_31_io_Chan2_out_3_Data : _GEN_1373;
  assign _GEN_1419 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11213.26-11213.73" */ rules_31_io_Chan3_out_0_Cmd : _GEN_1374;
  assign _GEN_1420 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11214.26-11214.74" */ rules_31_io_Chan3_out_0_Data : _GEN_1375;
  assign _GEN_1421 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11215.26-11215.73" */ rules_31_io_Chan3_out_1_Cmd : _GEN_1376;
  assign _GEN_1422 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11216.26-11216.74" */ rules_31_io_Chan3_out_1_Data : _GEN_1377;
  assign _GEN_1423 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11217.26-11217.73" */ rules_31_io_Chan3_out_2_Cmd : _GEN_1378;
  assign _GEN_1424 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11218.26-11218.74" */ rules_31_io_Chan3_out_2_Data : _GEN_1379;
  assign _GEN_1425 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11219.26-11219.73" */ rules_31_io_Chan3_out_3_Cmd : _GEN_1380;
  assign _GEN_1426 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11220.26-11220.74" */ rules_31_io_Chan3_out_3_Data : _GEN_1381;
  assign _GEN_1427 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11221.21-11221.65" */ rules_31_io_InvSet_out_0 : _GEN_1382;
  assign _GEN_1428 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11222.21-11222.65" */ rules_31_io_InvSet_out_1 : _GEN_1383;
  assign _GEN_1429 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11223.21-11223.65" */ rules_31_io_InvSet_out_2 : _GEN_1384;
  assign _GEN_1430 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11224.21-11224.65" */ rules_31_io_InvSet_out_3 : _GEN_1385;
  assign _GEN_1431 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11225.21-11225.65" */ rules_31_io_ShrSet_out_0 : _GEN_1386;
  assign _GEN_1432 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11226.21-11226.65" */ rules_31_io_ShrSet_out_1 : _GEN_1387;
  assign _GEN_1433 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11227.21-11227.65" */ rules_31_io_ShrSet_out_2 : _GEN_1388;
  assign _GEN_1434 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11228.21-11228.65" */ rules_31_io_ShrSet_out_3 : _GEN_1389;
  assign _GEN_1435 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11229.21-11229.63" */ rules_31_io_ExGntd_out : _GEN_1390;
  assign _GEN_1436 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11230.26-11230.68" */ rules_31_io_CurCmd_out : _GEN_1391;
  assign _GEN_1437 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11231.26-11231.68" */ rules_31_io_CurPtr_out : _GEN_1392;
  assign _GEN_1438 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11232.26-11232.69" */ rules_31_io_MemData_out : _GEN_1393;
  assign _GEN_1439 = _T_62 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11233.26-11233.69" */ rules_31_io_AuxData_out : _GEN_1394;
  assign _GEN_1440 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11235.26-11235.75" */ rules_32_io_Cache_out_0_State : _GEN_1395;
  assign _GEN_1441 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11236.26-11236.74" */ rules_32_io_Cache_out_0_Data : _GEN_1396;
  assign _GEN_1442 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11237.26-11237.75" */ rules_32_io_Cache_out_1_State : _GEN_1397;
  assign _GEN_1443 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11238.26-11238.74" */ rules_32_io_Cache_out_1_Data : _GEN_1398;
  assign _GEN_1444 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11239.26-11239.75" */ rules_32_io_Cache_out_2_State : _GEN_1399;
  assign _GEN_1445 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11240.26-11240.74" */ rules_32_io_Cache_out_2_Data : _GEN_1400;
  assign _GEN_1446 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11241.26-11241.75" */ rules_32_io_Cache_out_3_State : _GEN_1401;
  assign _GEN_1447 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11242.26-11242.74" */ rules_32_io_Cache_out_3_Data : _GEN_1402;
  assign _GEN_1448 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11243.26-11243.73" */ rules_32_io_Chan1_out_0_Cmd : _GEN_1403;
  assign _GEN_1449 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11244.26-11244.74" */ rules_32_io_Chan1_out_0_Data : _GEN_1404;
  assign _GEN_1450 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11245.26-11245.73" */ rules_32_io_Chan1_out_1_Cmd : _GEN_1405;
  assign _GEN_1451 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11246.26-11246.74" */ rules_32_io_Chan1_out_1_Data : _GEN_1406;
  assign _GEN_1452 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11247.26-11247.73" */ rules_32_io_Chan1_out_2_Cmd : _GEN_1407;
  assign _GEN_1453 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11248.26-11248.74" */ rules_32_io_Chan1_out_2_Data : _GEN_1408;
  assign _GEN_1454 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11249.26-11249.73" */ rules_32_io_Chan1_out_3_Cmd : _GEN_1409;
  assign _GEN_1455 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11250.26-11250.74" */ rules_32_io_Chan1_out_3_Data : _GEN_1410;
  assign _GEN_1456 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11251.26-11251.73" */ rules_32_io_Chan2_out_0_Cmd : _GEN_1411;
  assign _GEN_1457 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11252.26-11252.74" */ rules_32_io_Chan2_out_0_Data : _GEN_1412;
  assign _GEN_1458 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11253.26-11253.73" */ rules_32_io_Chan2_out_1_Cmd : _GEN_1413;
  assign _GEN_1459 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11254.26-11254.74" */ rules_32_io_Chan2_out_1_Data : _GEN_1414;
  assign _GEN_1460 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11255.26-11255.73" */ rules_32_io_Chan2_out_2_Cmd : _GEN_1415;
  assign _GEN_1461 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11256.26-11256.74" */ rules_32_io_Chan2_out_2_Data : _GEN_1416;
  assign _GEN_1462 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11257.26-11257.73" */ rules_32_io_Chan2_out_3_Cmd : _GEN_1417;
  assign _GEN_1463 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11258.26-11258.74" */ rules_32_io_Chan2_out_3_Data : _GEN_1418;
  assign _GEN_1464 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11259.26-11259.73" */ rules_32_io_Chan3_out_0_Cmd : _GEN_1419;
  assign _GEN_1465 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11260.26-11260.74" */ rules_32_io_Chan3_out_0_Data : _GEN_1420;
  assign _GEN_1466 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11261.26-11261.73" */ rules_32_io_Chan3_out_1_Cmd : _GEN_1421;
  assign _GEN_1467 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11262.26-11262.74" */ rules_32_io_Chan3_out_1_Data : _GEN_1422;
  assign _GEN_1468 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11263.26-11263.73" */ rules_32_io_Chan3_out_2_Cmd : _GEN_1423;
  assign _GEN_1469 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11264.26-11264.74" */ rules_32_io_Chan3_out_2_Data : _GEN_1424;
  assign _GEN_1470 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11265.26-11265.73" */ rules_32_io_Chan3_out_3_Cmd : _GEN_1425;
  assign _GEN_1471 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11266.26-11266.74" */ rules_32_io_Chan3_out_3_Data : _GEN_1426;
  assign _GEN_1472 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11267.21-11267.65" */ rules_32_io_InvSet_out_0 : _GEN_1427;
  assign _GEN_1473 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11268.21-11268.65" */ rules_32_io_InvSet_out_1 : _GEN_1428;
  assign _GEN_1474 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11269.21-11269.65" */ rules_32_io_InvSet_out_2 : _GEN_1429;
  assign _GEN_1475 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11270.21-11270.65" */ rules_32_io_InvSet_out_3 : _GEN_1430;
  assign _GEN_1476 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11271.21-11271.65" */ rules_32_io_ShrSet_out_0 : _GEN_1431;
  assign _GEN_1477 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11272.21-11272.65" */ rules_32_io_ShrSet_out_1 : _GEN_1432;
  assign _GEN_1478 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11273.21-11273.65" */ rules_32_io_ShrSet_out_2 : _GEN_1433;
  assign _GEN_1479 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11274.21-11274.65" */ rules_32_io_ShrSet_out_3 : _GEN_1434;
  assign _GEN_1480 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11275.21-11275.63" */ rules_32_io_ExGntd_out : _GEN_1435;
  assign _GEN_1481 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11276.26-11276.68" */ rules_32_io_CurCmd_out : _GEN_1436;
  assign _GEN_1482 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11277.26-11277.68" */ rules_32_io_CurPtr_out : _GEN_1437;
  assign _GEN_1483 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11278.26-11278.69" */ rules_32_io_MemData_out : _GEN_1438;
  assign _GEN_1484 = _T_64 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11279.26-11279.69" */ rules_32_io_AuxData_out : _GEN_1439;
  assign _GEN_1485 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11281.26-11281.75" */ rules_33_io_Cache_out_0_State : _GEN_1440;
  assign _GEN_1486 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11282.26-11282.74" */ rules_33_io_Cache_out_0_Data : _GEN_1441;
  assign _GEN_1487 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11283.26-11283.75" */ rules_33_io_Cache_out_1_State : _GEN_1442;
  assign _GEN_1488 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11284.26-11284.74" */ rules_33_io_Cache_out_1_Data : _GEN_1443;
  assign _GEN_1489 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11285.26-11285.75" */ rules_33_io_Cache_out_2_State : _GEN_1444;
  assign _GEN_1490 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11286.26-11286.74" */ rules_33_io_Cache_out_2_Data : _GEN_1445;
  assign _GEN_1491 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11287.26-11287.75" */ rules_33_io_Cache_out_3_State : _GEN_1446;
  assign _GEN_1492 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11288.26-11288.74" */ rules_33_io_Cache_out_3_Data : _GEN_1447;
  assign _GEN_1493 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11289.26-11289.73" */ rules_33_io_Chan1_out_0_Cmd : _GEN_1448;
  assign _GEN_1494 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11290.26-11290.74" */ rules_33_io_Chan1_out_0_Data : _GEN_1449;
  assign _GEN_1495 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11291.26-11291.73" */ rules_33_io_Chan1_out_1_Cmd : _GEN_1450;
  assign _GEN_1496 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11292.26-11292.74" */ rules_33_io_Chan1_out_1_Data : _GEN_1451;
  assign _GEN_1497 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11293.26-11293.73" */ rules_33_io_Chan1_out_2_Cmd : _GEN_1452;
  assign _GEN_1498 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11294.26-11294.74" */ rules_33_io_Chan1_out_2_Data : _GEN_1453;
  assign _GEN_1499 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11295.26-11295.73" */ rules_33_io_Chan1_out_3_Cmd : _GEN_1454;
  assign _GEN_1500 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11296.26-11296.74" */ rules_33_io_Chan1_out_3_Data : _GEN_1455;
  assign _GEN_1501 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11297.26-11297.73" */ rules_33_io_Chan2_out_0_Cmd : _GEN_1456;
  assign _GEN_1502 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11298.26-11298.74" */ rules_33_io_Chan2_out_0_Data : _GEN_1457;
  assign _GEN_1503 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11299.26-11299.73" */ rules_33_io_Chan2_out_1_Cmd : _GEN_1458;
  assign _GEN_1504 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11300.26-11300.74" */ rules_33_io_Chan2_out_1_Data : _GEN_1459;
  assign _GEN_1505 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11301.26-11301.73" */ rules_33_io_Chan2_out_2_Cmd : _GEN_1460;
  assign _GEN_1506 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11302.26-11302.74" */ rules_33_io_Chan2_out_2_Data : _GEN_1461;
  assign _GEN_1507 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11303.26-11303.73" */ rules_33_io_Chan2_out_3_Cmd : _GEN_1462;
  assign _GEN_1508 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11304.26-11304.74" */ rules_33_io_Chan2_out_3_Data : _GEN_1463;
  assign _GEN_1509 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11305.26-11305.73" */ rules_33_io_Chan3_out_0_Cmd : _GEN_1464;
  assign _GEN_1510 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11306.26-11306.74" */ rules_33_io_Chan3_out_0_Data : _GEN_1465;
  assign _GEN_1511 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11307.26-11307.73" */ rules_33_io_Chan3_out_1_Cmd : _GEN_1466;
  assign _GEN_1512 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11308.26-11308.74" */ rules_33_io_Chan3_out_1_Data : _GEN_1467;
  assign _GEN_1513 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11309.26-11309.73" */ rules_33_io_Chan3_out_2_Cmd : _GEN_1468;
  assign _GEN_1514 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11310.26-11310.74" */ rules_33_io_Chan3_out_2_Data : _GEN_1469;
  assign _GEN_1515 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11311.26-11311.73" */ rules_33_io_Chan3_out_3_Cmd : _GEN_1470;
  assign _GEN_1516 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11312.26-11312.74" */ rules_33_io_Chan3_out_3_Data : _GEN_1471;
  assign _GEN_1517 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11313.21-11313.65" */ rules_33_io_InvSet_out_0 : _GEN_1472;
  assign _GEN_1518 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11314.21-11314.65" */ rules_33_io_InvSet_out_1 : _GEN_1473;
  assign _GEN_1519 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11315.21-11315.65" */ rules_33_io_InvSet_out_2 : _GEN_1474;
  assign _GEN_1520 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11316.21-11316.65" */ rules_33_io_InvSet_out_3 : _GEN_1475;
  assign _GEN_1521 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11317.21-11317.65" */ rules_33_io_ShrSet_out_0 : _GEN_1476;
  assign _GEN_1522 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11318.21-11318.65" */ rules_33_io_ShrSet_out_1 : _GEN_1477;
  assign _GEN_1523 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11319.21-11319.65" */ rules_33_io_ShrSet_out_2 : _GEN_1478;
  assign _GEN_1524 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11320.21-11320.65" */ rules_33_io_ShrSet_out_3 : _GEN_1479;
  assign _GEN_1525 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11321.21-11321.63" */ rules_33_io_ExGntd_out : _GEN_1480;
  assign _GEN_1526 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11322.26-11322.68" */ rules_33_io_CurCmd_out : _GEN_1481;
  assign _GEN_1527 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11323.26-11323.68" */ rules_33_io_CurPtr_out : _GEN_1482;
  assign _GEN_1528 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11324.26-11324.69" */ rules_33_io_MemData_out : _GEN_1483;
  assign _GEN_1529 = _T_66 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11325.26-11325.69" */ rules_33_io_AuxData_out : _GEN_1484;
  assign _GEN_1530 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11327.26-11327.75" */ rules_34_io_Cache_out_0_State : _GEN_1485;
  assign _GEN_1531 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11328.26-11328.74" */ rules_34_io_Cache_out_0_Data : _GEN_1486;
  assign _GEN_1532 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11329.26-11329.75" */ rules_34_io_Cache_out_1_State : _GEN_1487;
  assign _GEN_1533 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11330.26-11330.74" */ rules_34_io_Cache_out_1_Data : _GEN_1488;
  assign _GEN_1534 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11331.26-11331.75" */ rules_34_io_Cache_out_2_State : _GEN_1489;
  assign _GEN_1535 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11332.26-11332.74" */ rules_34_io_Cache_out_2_Data : _GEN_1490;
  assign _GEN_1536 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11333.26-11333.75" */ rules_34_io_Cache_out_3_State : _GEN_1491;
  assign _GEN_1537 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11334.26-11334.74" */ rules_34_io_Cache_out_3_Data : _GEN_1492;
  assign _GEN_1538 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11335.26-11335.73" */ rules_34_io_Chan1_out_0_Cmd : _GEN_1493;
  assign _GEN_1539 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11336.26-11336.74" */ rules_34_io_Chan1_out_0_Data : _GEN_1494;
  assign _GEN_1540 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11337.26-11337.73" */ rules_34_io_Chan1_out_1_Cmd : _GEN_1495;
  assign _GEN_1541 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11338.26-11338.74" */ rules_34_io_Chan1_out_1_Data : _GEN_1496;
  assign _GEN_1542 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11339.26-11339.73" */ rules_34_io_Chan1_out_2_Cmd : _GEN_1497;
  assign _GEN_1543 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11340.26-11340.74" */ rules_34_io_Chan1_out_2_Data : _GEN_1498;
  assign _GEN_1544 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11341.26-11341.73" */ rules_34_io_Chan1_out_3_Cmd : _GEN_1499;
  assign _GEN_1545 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11342.26-11342.74" */ rules_34_io_Chan1_out_3_Data : _GEN_1500;
  assign _GEN_1546 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11343.26-11343.73" */ rules_34_io_Chan2_out_0_Cmd : _GEN_1501;
  assign _GEN_1547 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11344.26-11344.74" */ rules_34_io_Chan2_out_0_Data : _GEN_1502;
  assign _GEN_1548 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11345.26-11345.73" */ rules_34_io_Chan2_out_1_Cmd : _GEN_1503;
  assign _GEN_1549 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11346.26-11346.74" */ rules_34_io_Chan2_out_1_Data : _GEN_1504;
  assign _GEN_1550 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11347.26-11347.73" */ rules_34_io_Chan2_out_2_Cmd : _GEN_1505;
  assign _GEN_1551 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11348.26-11348.74" */ rules_34_io_Chan2_out_2_Data : _GEN_1506;
  assign _GEN_1552 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11349.26-11349.73" */ rules_34_io_Chan2_out_3_Cmd : _GEN_1507;
  assign _GEN_1553 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11350.26-11350.74" */ rules_34_io_Chan2_out_3_Data : _GEN_1508;
  assign _GEN_1554 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11351.26-11351.73" */ rules_34_io_Chan3_out_0_Cmd : _GEN_1509;
  assign _GEN_1555 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11352.26-11352.74" */ rules_34_io_Chan3_out_0_Data : _GEN_1510;
  assign _GEN_1556 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11353.26-11353.73" */ rules_34_io_Chan3_out_1_Cmd : _GEN_1511;
  assign _GEN_1557 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11354.26-11354.74" */ rules_34_io_Chan3_out_1_Data : _GEN_1512;
  assign _GEN_1558 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11355.26-11355.73" */ rules_34_io_Chan3_out_2_Cmd : _GEN_1513;
  assign _GEN_1559 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11356.26-11356.74" */ rules_34_io_Chan3_out_2_Data : _GEN_1514;
  assign _GEN_1560 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11357.26-11357.73" */ rules_34_io_Chan3_out_3_Cmd : _GEN_1515;
  assign _GEN_1561 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11358.26-11358.74" */ rules_34_io_Chan3_out_3_Data : _GEN_1516;
  assign _GEN_1562 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11359.21-11359.65" */ rules_34_io_InvSet_out_0 : _GEN_1517;
  assign _GEN_1563 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11360.21-11360.65" */ rules_34_io_InvSet_out_1 : _GEN_1518;
  assign _GEN_1564 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11361.21-11361.65" */ rules_34_io_InvSet_out_2 : _GEN_1519;
  assign _GEN_1565 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11362.21-11362.65" */ rules_34_io_InvSet_out_3 : _GEN_1520;
  assign _GEN_1566 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11363.21-11363.65" */ rules_34_io_ShrSet_out_0 : _GEN_1521;
  assign _GEN_1567 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11364.21-11364.65" */ rules_34_io_ShrSet_out_1 : _GEN_1522;
  assign _GEN_1568 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11365.21-11365.65" */ rules_34_io_ShrSet_out_2 : _GEN_1523;
  assign _GEN_1569 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11366.21-11366.65" */ rules_34_io_ShrSet_out_3 : _GEN_1524;
  assign _GEN_1570 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11367.21-11367.63" */ rules_34_io_ExGntd_out : _GEN_1525;
  assign _GEN_1571 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11368.26-11368.68" */ rules_34_io_CurCmd_out : _GEN_1526;
  assign _GEN_1572 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11369.26-11369.68" */ rules_34_io_CurPtr_out : _GEN_1527;
  assign _GEN_1573 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11370.26-11370.69" */ rules_34_io_MemData_out : _GEN_1528;
  assign _GEN_1574 = _T_68 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11371.26-11371.69" */ rules_34_io_AuxData_out : _GEN_1529;
  assign _GEN_1575 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11373.26-11373.75" */ rules_35_io_Cache_out_0_State : _GEN_1530;
  assign _GEN_1576 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11374.26-11374.74" */ rules_35_io_Cache_out_0_Data : _GEN_1531;
  assign _GEN_1577 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11375.26-11375.75" */ rules_35_io_Cache_out_1_State : _GEN_1532;
  assign _GEN_1578 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11376.26-11376.74" */ rules_35_io_Cache_out_1_Data : _GEN_1533;
  assign _GEN_1579 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11377.26-11377.75" */ rules_35_io_Cache_out_2_State : _GEN_1534;
  assign _GEN_1580 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11378.26-11378.74" */ rules_35_io_Cache_out_2_Data : _GEN_1535;
  assign _GEN_1581 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11379.26-11379.75" */ rules_35_io_Cache_out_3_State : _GEN_1536;
  assign _GEN_1582 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11380.26-11380.74" */ rules_35_io_Cache_out_3_Data : _GEN_1537;
  assign _GEN_1583 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11381.26-11381.73" */ rules_35_io_Chan1_out_0_Cmd : _GEN_1538;
  assign _GEN_1584 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11382.26-11382.74" */ rules_35_io_Chan1_out_0_Data : _GEN_1539;
  assign _GEN_1585 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11383.26-11383.73" */ rules_35_io_Chan1_out_1_Cmd : _GEN_1540;
  assign _GEN_1586 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11384.26-11384.74" */ rules_35_io_Chan1_out_1_Data : _GEN_1541;
  assign _GEN_1587 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11385.26-11385.73" */ rules_35_io_Chan1_out_2_Cmd : _GEN_1542;
  assign _GEN_1588 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11386.26-11386.74" */ rules_35_io_Chan1_out_2_Data : _GEN_1543;
  assign _GEN_1589 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11387.26-11387.73" */ rules_35_io_Chan1_out_3_Cmd : _GEN_1544;
  assign _GEN_1590 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11388.26-11388.74" */ rules_35_io_Chan1_out_3_Data : _GEN_1545;
  assign _GEN_1591 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11389.26-11389.73" */ rules_35_io_Chan2_out_0_Cmd : _GEN_1546;
  assign _GEN_1592 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11390.26-11390.74" */ rules_35_io_Chan2_out_0_Data : _GEN_1547;
  assign _GEN_1593 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11391.26-11391.73" */ rules_35_io_Chan2_out_1_Cmd : _GEN_1548;
  assign _GEN_1594 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11392.26-11392.74" */ rules_35_io_Chan2_out_1_Data : _GEN_1549;
  assign _GEN_1595 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11393.26-11393.73" */ rules_35_io_Chan2_out_2_Cmd : _GEN_1550;
  assign _GEN_1596 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11394.26-11394.74" */ rules_35_io_Chan2_out_2_Data : _GEN_1551;
  assign _GEN_1597 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11395.26-11395.73" */ rules_35_io_Chan2_out_3_Cmd : _GEN_1552;
  assign _GEN_1598 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11396.26-11396.74" */ rules_35_io_Chan2_out_3_Data : _GEN_1553;
  assign _GEN_1599 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11397.26-11397.73" */ rules_35_io_Chan3_out_0_Cmd : _GEN_1554;
  assign _GEN_1600 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11398.26-11398.74" */ rules_35_io_Chan3_out_0_Data : _GEN_1555;
  assign _GEN_1601 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11399.26-11399.73" */ rules_35_io_Chan3_out_1_Cmd : _GEN_1556;
  assign _GEN_1602 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11400.26-11400.74" */ rules_35_io_Chan3_out_1_Data : _GEN_1557;
  assign _GEN_1603 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11401.26-11401.73" */ rules_35_io_Chan3_out_2_Cmd : _GEN_1558;
  assign _GEN_1604 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11402.26-11402.74" */ rules_35_io_Chan3_out_2_Data : _GEN_1559;
  assign _GEN_1605 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11403.26-11403.73" */ rules_35_io_Chan3_out_3_Cmd : _GEN_1560;
  assign _GEN_1606 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11404.26-11404.74" */ rules_35_io_Chan3_out_3_Data : _GEN_1561;
  assign _GEN_1607 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11405.21-11405.65" */ rules_35_io_InvSet_out_0 : _GEN_1562;
  assign _GEN_1608 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11406.21-11406.65" */ rules_35_io_InvSet_out_1 : _GEN_1563;
  assign _GEN_1609 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11407.21-11407.65" */ rules_35_io_InvSet_out_2 : _GEN_1564;
  assign _GEN_1610 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11408.21-11408.65" */ rules_35_io_InvSet_out_3 : _GEN_1565;
  assign _GEN_1611 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11409.21-11409.65" */ rules_35_io_ShrSet_out_0 : _GEN_1566;
  assign _GEN_1612 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11410.21-11410.65" */ rules_35_io_ShrSet_out_1 : _GEN_1567;
  assign _GEN_1613 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11411.21-11411.65" */ rules_35_io_ShrSet_out_2 : _GEN_1568;
  assign _GEN_1614 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11412.21-11412.65" */ rules_35_io_ShrSet_out_3 : _GEN_1569;
  assign _GEN_1615 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11413.21-11413.63" */ rules_35_io_ExGntd_out : _GEN_1570;
  assign _GEN_1616 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11414.26-11414.68" */ rules_35_io_CurCmd_out : _GEN_1571;
  assign _GEN_1617 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11415.26-11415.68" */ rules_35_io_CurPtr_out : _GEN_1572;
  assign _GEN_1618 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11416.26-11416.69" */ rules_35_io_MemData_out : _GEN_1573;
  assign _GEN_1619 = _T_70 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11417.26-11417.69" */ rules_35_io_AuxData_out : _GEN_1574;
  assign _GEN_1620 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11419.26-11419.75" */ rules_36_io_Cache_out_0_State : _GEN_1575;
  assign _GEN_1621 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11420.26-11420.74" */ rules_36_io_Cache_out_0_Data : _GEN_1576;
  assign _GEN_1622 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11421.26-11421.75" */ rules_36_io_Cache_out_1_State : _GEN_1577;
  assign _GEN_1623 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11422.26-11422.74" */ rules_36_io_Cache_out_1_Data : _GEN_1578;
  assign _GEN_1624 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11423.26-11423.75" */ rules_36_io_Cache_out_2_State : _GEN_1579;
  assign _GEN_1625 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11424.26-11424.74" */ rules_36_io_Cache_out_2_Data : _GEN_1580;
  assign _GEN_1626 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11425.26-11425.75" */ rules_36_io_Cache_out_3_State : _GEN_1581;
  assign _GEN_1627 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11426.26-11426.74" */ rules_36_io_Cache_out_3_Data : _GEN_1582;
  assign _GEN_1628 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11427.26-11427.73" */ rules_36_io_Chan1_out_0_Cmd : _GEN_1583;
  assign _GEN_1629 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11428.26-11428.74" */ rules_36_io_Chan1_out_0_Data : _GEN_1584;
  assign _GEN_1630 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11429.26-11429.73" */ rules_36_io_Chan1_out_1_Cmd : _GEN_1585;
  assign _GEN_1631 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11430.26-11430.74" */ rules_36_io_Chan1_out_1_Data : _GEN_1586;
  assign _GEN_1632 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11431.26-11431.73" */ rules_36_io_Chan1_out_2_Cmd : _GEN_1587;
  assign _GEN_1633 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11432.26-11432.74" */ rules_36_io_Chan1_out_2_Data : _GEN_1588;
  assign _GEN_1634 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11433.26-11433.73" */ rules_36_io_Chan1_out_3_Cmd : _GEN_1589;
  assign _GEN_1635 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11434.26-11434.74" */ rules_36_io_Chan1_out_3_Data : _GEN_1590;
  assign _GEN_1636 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11435.26-11435.73" */ rules_36_io_Chan2_out_0_Cmd : _GEN_1591;
  assign _GEN_1637 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11436.26-11436.74" */ rules_36_io_Chan2_out_0_Data : _GEN_1592;
  assign _GEN_1638 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11437.26-11437.73" */ rules_36_io_Chan2_out_1_Cmd : _GEN_1593;
  assign _GEN_1639 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11438.26-11438.74" */ rules_36_io_Chan2_out_1_Data : _GEN_1594;
  assign _GEN_1640 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11439.26-11439.73" */ rules_36_io_Chan2_out_2_Cmd : _GEN_1595;
  assign _GEN_1641 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11440.26-11440.74" */ rules_36_io_Chan2_out_2_Data : _GEN_1596;
  assign _GEN_1642 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11441.26-11441.73" */ rules_36_io_Chan2_out_3_Cmd : _GEN_1597;
  assign _GEN_1643 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11442.26-11442.74" */ rules_36_io_Chan2_out_3_Data : _GEN_1598;
  assign _GEN_1644 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11443.26-11443.73" */ rules_36_io_Chan3_out_0_Cmd : _GEN_1599;
  assign _GEN_1645 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11444.26-11444.74" */ rules_36_io_Chan3_out_0_Data : _GEN_1600;
  assign _GEN_1646 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11445.26-11445.73" */ rules_36_io_Chan3_out_1_Cmd : _GEN_1601;
  assign _GEN_1647 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11446.26-11446.74" */ rules_36_io_Chan3_out_1_Data : _GEN_1602;
  assign _GEN_1648 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11447.26-11447.73" */ rules_36_io_Chan3_out_2_Cmd : _GEN_1603;
  assign _GEN_1649 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11448.26-11448.74" */ rules_36_io_Chan3_out_2_Data : _GEN_1604;
  assign _GEN_1650 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11449.26-11449.73" */ rules_36_io_Chan3_out_3_Cmd : _GEN_1605;
  assign _GEN_1651 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11450.26-11450.74" */ rules_36_io_Chan3_out_3_Data : _GEN_1606;
  assign _GEN_1652 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11451.21-11451.65" */ rules_36_io_InvSet_out_0 : _GEN_1607;
  assign _GEN_1653 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11452.21-11452.65" */ rules_36_io_InvSet_out_1 : _GEN_1608;
  assign _GEN_1654 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11453.21-11453.65" */ rules_36_io_InvSet_out_2 : _GEN_1609;
  assign _GEN_1655 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11454.21-11454.65" */ rules_36_io_InvSet_out_3 : _GEN_1610;
  assign _GEN_1656 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11455.21-11455.65" */ rules_36_io_ShrSet_out_0 : _GEN_1611;
  assign _GEN_1657 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11456.21-11456.65" */ rules_36_io_ShrSet_out_1 : _GEN_1612;
  assign _GEN_1658 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11457.21-11457.65" */ rules_36_io_ShrSet_out_2 : _GEN_1613;
  assign _GEN_1659 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11458.21-11458.65" */ rules_36_io_ShrSet_out_3 : _GEN_1614;
  assign _GEN_1660 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11459.21-11459.63" */ rules_36_io_ExGntd_out : _GEN_1615;
  assign _GEN_1661 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11460.26-11460.68" */ rules_36_io_CurCmd_out : _GEN_1616;
  assign _GEN_1662 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11461.26-11461.68" */ rules_36_io_CurPtr_out : _GEN_1617;
  assign _GEN_1663 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11462.26-11462.69" */ rules_36_io_MemData_out : _GEN_1618;
  assign _GEN_1664 = _T_72 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:11463.26-11463.69" */ rules_36_io_AuxData_out : _GEN_1619;
  assign _GEN_0 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9763.23-9763.76" */ rules_0_io_Cache_out_0_State : Cache_reg_0_State;
  assign _GEN_1 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9764.23-9764.74" */ rules_0_io_Cache_out_0_Data : Cache_reg_0_Data;
  assign _GEN_2 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9765.23-9765.76" */ rules_0_io_Cache_out_1_State : Cache_reg_1_State;
  assign _GEN_3 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9766.23-9766.74" */ rules_0_io_Cache_out_1_Data : Cache_reg_1_Data;
  assign _GEN_4 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9767.23-9767.76" */ rules_0_io_Cache_out_2_State : Cache_reg_2_State;
  assign _GEN_5 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9768.23-9768.74" */ rules_0_io_Cache_out_2_Data : Cache_reg_2_Data;
  assign _GEN_6 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9769.23-9769.76" */ rules_0_io_Cache_out_3_State : Cache_reg_3_State;
  assign _GEN_7 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9770.23-9770.74" */ rules_0_io_Cache_out_3_Data : Cache_reg_3_Data;
  assign _GEN_8 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9771.23-9771.72" */ rules_0_io_Chan1_out_0_Cmd : Chan1_reg_0_Cmd;
  assign _GEN_9 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9772.23-9772.74" */ rules_0_io_Chan1_out_0_Data : Chan1_reg_0_Data;
  assign _GEN_10 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9773.24-9773.73" */ rules_0_io_Chan1_out_1_Cmd : Chan1_reg_1_Cmd;
  assign _GEN_11 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9774.24-9774.75" */ rules_0_io_Chan1_out_1_Data : Chan1_reg_1_Data;
  assign _GEN_12 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9775.24-9775.73" */ rules_0_io_Chan1_out_2_Cmd : Chan1_reg_2_Cmd;
  assign _GEN_13 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9776.24-9776.75" */ rules_0_io_Chan1_out_2_Data : Chan1_reg_2_Data;
  assign _GEN_14 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9777.24-9777.73" */ rules_0_io_Chan1_out_3_Cmd : Chan1_reg_3_Cmd;
  assign _GEN_15 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9778.24-9778.75" */ rules_0_io_Chan1_out_3_Data : Chan1_reg_3_Data;
  assign _GEN_16 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9779.24-9779.73" */ rules_0_io_Chan2_out_0_Cmd : Chan2_reg_0_Cmd;
  assign _GEN_17 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9780.24-9780.75" */ rules_0_io_Chan2_out_0_Data : Chan2_reg_0_Data;
  assign _GEN_18 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9781.24-9781.73" */ rules_0_io_Chan2_out_1_Cmd : Chan2_reg_1_Cmd;
  assign _GEN_19 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9782.24-9782.75" */ rules_0_io_Chan2_out_1_Data : Chan2_reg_1_Data;
  assign _GEN_20 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9783.24-9783.73" */ rules_0_io_Chan2_out_2_Cmd : Chan2_reg_2_Cmd;
  assign _GEN_21 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9784.24-9784.75" */ rules_0_io_Chan2_out_2_Data : Chan2_reg_2_Data;
  assign _GEN_22 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9785.24-9785.73" */ rules_0_io_Chan2_out_3_Cmd : Chan2_reg_3_Cmd;
  assign _GEN_23 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9786.24-9786.75" */ rules_0_io_Chan2_out_3_Data : Chan2_reg_3_Data;
  assign _GEN_24 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9787.24-9787.73" */ rules_0_io_Chan3_out_0_Cmd : Chan3_reg_0_Cmd;
  assign _GEN_25 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9788.24-9788.75" */ rules_0_io_Chan3_out_0_Data : Chan3_reg_0_Data;
  assign _GEN_26 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9789.24-9789.73" */ rules_0_io_Chan3_out_1_Cmd : Chan3_reg_1_Cmd;
  assign _GEN_27 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9790.24-9790.75" */ rules_0_io_Chan3_out_1_Data : Chan3_reg_1_Data;
  assign _GEN_28 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9791.24-9791.73" */ rules_0_io_Chan3_out_2_Cmd : Chan3_reg_2_Cmd;
  assign _GEN_29 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9792.24-9792.75" */ rules_0_io_Chan3_out_2_Data : Chan3_reg_2_Data;
  assign _GEN_30 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9793.24-9793.73" */ rules_0_io_Chan3_out_3_Cmd : Chan3_reg_3_Cmd;
  assign _GEN_31 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9794.24-9794.75" */ rules_0_io_Chan3_out_3_Data : Chan3_reg_3_Data;
  assign _GEN_32 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9795.19-9795.62" */ rules_0_io_InvSet_out_0 : InvSet_reg_0;
  assign _GEN_33 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9796.19-9796.62" */ rules_0_io_InvSet_out_1 : InvSet_reg_1;
  assign _GEN_34 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9797.19-9797.62" */ rules_0_io_InvSet_out_2 : InvSet_reg_2;
  assign _GEN_35 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9798.19-9798.62" */ rules_0_io_InvSet_out_3 : InvSet_reg_3;
  assign _GEN_36 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9799.19-9799.62" */ rules_0_io_ShrSet_out_0 : ShrSet_reg_0;
  assign _GEN_37 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9800.19-9800.62" */ rules_0_io_ShrSet_out_1 : ShrSet_reg_1;
  assign _GEN_38 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9801.19-9801.62" */ rules_0_io_ShrSet_out_2 : ShrSet_reg_2;
  assign _GEN_39 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9802.19-9802.62" */ rules_0_io_ShrSet_out_3 : ShrSet_reg_3;
  assign _GEN_40 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9803.19-9803.58" */ rules_0_io_ExGntd_out : ExGntd_reg;
  assign _GEN_41 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9804.24-9804.63" */ rules_0_io_CurCmd_out : CurCmd_reg;
  assign _GEN_42 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9805.24-9805.63" */ rules_0_io_CurPtr_out : CurPtr_reg;
  assign _GEN_43 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9806.24-9806.65" */ rules_0_io_MemData_out : MemData_reg;
  assign _GEN_44 = _T ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9807.24-9807.65" */ rules_0_io_AuxData_out : AuxData_reg;
  assign _GEN_45 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9809.24-9809.68" */ rules_1_io_Cache_out_0_State : _GEN_0;
  assign _GEN_46 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9810.24-9810.67" */ rules_1_io_Cache_out_0_Data : _GEN_1;
  assign _GEN_47 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9811.24-9811.68" */ rules_1_io_Cache_out_1_State : _GEN_2;
  assign _GEN_48 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9812.24-9812.67" */ rules_1_io_Cache_out_1_Data : _GEN_3;
  assign _GEN_49 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9813.24-9813.68" */ rules_1_io_Cache_out_2_State : _GEN_4;
  assign _GEN_50 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9814.24-9814.67" */ rules_1_io_Cache_out_2_Data : _GEN_5;
  assign _GEN_51 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9815.24-9815.68" */ rules_1_io_Cache_out_3_State : _GEN_6;
  assign _GEN_52 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9816.24-9816.67" */ rules_1_io_Cache_out_3_Data : _GEN_7;
  assign _GEN_53 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9817.24-9817.66" */ rules_1_io_Chan1_out_0_Cmd : _GEN_8;
  assign _GEN_54 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9818.24-9818.67" */ rules_1_io_Chan1_out_0_Data : _GEN_9;
  assign _GEN_55 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9819.24-9819.67" */ rules_1_io_Chan1_out_1_Cmd : _GEN_10;
  assign _GEN_56 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9820.24-9820.68" */ rules_1_io_Chan1_out_1_Data : _GEN_11;
  assign _GEN_57 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9821.24-9821.67" */ rules_1_io_Chan1_out_2_Cmd : _GEN_12;
  assign _GEN_58 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9822.24-9822.68" */ rules_1_io_Chan1_out_2_Data : _GEN_13;
  assign _GEN_59 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9823.24-9823.67" */ rules_1_io_Chan1_out_3_Cmd : _GEN_14;
  assign _GEN_60 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9824.24-9824.68" */ rules_1_io_Chan1_out_3_Data : _GEN_15;
  assign _GEN_61 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9825.24-9825.67" */ rules_1_io_Chan2_out_0_Cmd : _GEN_16;
  assign _GEN_62 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9826.24-9826.68" */ rules_1_io_Chan2_out_0_Data : _GEN_17;
  assign _GEN_63 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9827.24-9827.67" */ rules_1_io_Chan2_out_1_Cmd : _GEN_18;
  assign _GEN_64 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9828.24-9828.68" */ rules_1_io_Chan2_out_1_Data : _GEN_19;
  assign _GEN_65 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9829.24-9829.67" */ rules_1_io_Chan2_out_2_Cmd : _GEN_20;
  assign _GEN_66 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9830.24-9830.68" */ rules_1_io_Chan2_out_2_Data : _GEN_21;
  assign _GEN_67 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9831.24-9831.67" */ rules_1_io_Chan2_out_3_Cmd : _GEN_22;
  assign _GEN_68 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9832.24-9832.68" */ rules_1_io_Chan2_out_3_Data : _GEN_23;
  assign _GEN_69 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9833.24-9833.67" */ rules_1_io_Chan3_out_0_Cmd : _GEN_24;
  assign _GEN_70 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9834.24-9834.68" */ rules_1_io_Chan3_out_0_Data : _GEN_25;
  assign _GEN_71 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9835.24-9835.67" */ rules_1_io_Chan3_out_1_Cmd : _GEN_26;
  assign _GEN_72 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9836.24-9836.68" */ rules_1_io_Chan3_out_1_Data : _GEN_27;
  assign _GEN_73 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9837.24-9837.67" */ rules_1_io_Chan3_out_2_Cmd : _GEN_28;
  assign _GEN_74 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9838.24-9838.68" */ rules_1_io_Chan3_out_2_Data : _GEN_29;
  assign _GEN_75 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9839.24-9839.67" */ rules_1_io_Chan3_out_3_Cmd : _GEN_30;
  assign _GEN_76 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9840.24-9840.68" */ rules_1_io_Chan3_out_3_Data : _GEN_31;
  assign _GEN_77 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9841.19-9841.59" */ rules_1_io_InvSet_out_0 : _GEN_32;
  assign _GEN_78 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9842.19-9842.59" */ rules_1_io_InvSet_out_1 : _GEN_33;
  assign _GEN_79 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9843.19-9843.59" */ rules_1_io_InvSet_out_2 : _GEN_34;
  assign _GEN_80 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9844.19-9844.59" */ rules_1_io_InvSet_out_3 : _GEN_35;
  assign _GEN_81 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9845.19-9845.59" */ rules_1_io_ShrSet_out_0 : _GEN_36;
  assign _GEN_82 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9846.19-9846.59" */ rules_1_io_ShrSet_out_1 : _GEN_37;
  assign _GEN_83 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9847.19-9847.59" */ rules_1_io_ShrSet_out_2 : _GEN_38;
  assign _GEN_84 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9848.19-9848.59" */ rules_1_io_ShrSet_out_3 : _GEN_39;
  assign _GEN_85 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9849.19-9849.57" */ rules_1_io_ExGntd_out : _GEN_40;
  assign _GEN_86 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9850.24-9850.62" */ rules_1_io_CurCmd_out : _GEN_41;
  assign _GEN_87 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9851.24-9851.62" */ rules_1_io_CurPtr_out : _GEN_42;
  assign _GEN_88 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9852.24-9852.63" */ rules_1_io_MemData_out : _GEN_43;
  assign _GEN_89 = _T_2 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9853.24-9853.63" */ rules_1_io_AuxData_out : _GEN_44;
  assign _GEN_90 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9855.24-9855.69" */ rules_2_io_Cache_out_0_State : _GEN_45;
  assign _GEN_91 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9856.24-9856.68" */ rules_2_io_Cache_out_0_Data : _GEN_46;
  assign _GEN_92 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9857.24-9857.69" */ rules_2_io_Cache_out_1_State : _GEN_47;
  assign _GEN_93 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9858.24-9858.68" */ rules_2_io_Cache_out_1_Data : _GEN_48;
  assign _GEN_94 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9859.24-9859.69" */ rules_2_io_Cache_out_2_State : _GEN_49;
  assign _GEN_95 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9860.24-9860.68" */ rules_2_io_Cache_out_2_Data : _GEN_50;
  assign _GEN_96 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9861.24-9861.69" */ rules_2_io_Cache_out_3_State : _GEN_51;
  assign _GEN_97 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9862.24-9862.68" */ rules_2_io_Cache_out_3_Data : _GEN_52;
  assign _GEN_98 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9863.24-9863.67" */ rules_2_io_Chan1_out_0_Cmd : _GEN_53;
  assign _GEN_99 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9864.24-9864.68" */ rules_2_io_Chan1_out_0_Data : _GEN_54;
  assign _GEN_100 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9865.25-9865.68" */ rules_2_io_Chan1_out_1_Cmd : _GEN_55;
  assign _GEN_101 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9866.25-9866.69" */ rules_2_io_Chan1_out_1_Data : _GEN_56;
  assign _GEN_102 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9867.25-9867.68" */ rules_2_io_Chan1_out_2_Cmd : _GEN_57;
  assign _GEN_103 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9868.25-9868.69" */ rules_2_io_Chan1_out_2_Data : _GEN_58;
  assign _GEN_104 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9869.25-9869.68" */ rules_2_io_Chan1_out_3_Cmd : _GEN_59;
  assign _GEN_105 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9870.25-9870.69" */ rules_2_io_Chan1_out_3_Data : _GEN_60;
  assign _GEN_106 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9871.25-9871.68" */ rules_2_io_Chan2_out_0_Cmd : _GEN_61;
  assign _GEN_107 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9872.25-9872.69" */ rules_2_io_Chan2_out_0_Data : _GEN_62;
  assign _GEN_108 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9873.25-9873.68" */ rules_2_io_Chan2_out_1_Cmd : _GEN_63;
  assign _GEN_109 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9874.25-9874.69" */ rules_2_io_Chan2_out_1_Data : _GEN_64;
  assign _GEN_110 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9875.25-9875.68" */ rules_2_io_Chan2_out_2_Cmd : _GEN_65;
  assign _GEN_111 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9876.25-9876.69" */ rules_2_io_Chan2_out_2_Data : _GEN_66;
  assign _GEN_112 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9877.25-9877.68" */ rules_2_io_Chan2_out_3_Cmd : _GEN_67;
  assign _GEN_113 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9878.25-9878.69" */ rules_2_io_Chan2_out_3_Data : _GEN_68;
  assign _GEN_114 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9879.25-9879.68" */ rules_2_io_Chan3_out_0_Cmd : _GEN_69;
  assign _GEN_115 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9880.25-9880.69" */ rules_2_io_Chan3_out_0_Data : _GEN_70;
  assign _GEN_116 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9881.25-9881.68" */ rules_2_io_Chan3_out_1_Cmd : _GEN_71;
  assign _GEN_117 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9882.25-9882.69" */ rules_2_io_Chan3_out_1_Data : _GEN_72;
  assign _GEN_118 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9883.25-9883.68" */ rules_2_io_Chan3_out_2_Cmd : _GEN_73;
  assign _GEN_119 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9884.25-9884.69" */ rules_2_io_Chan3_out_2_Data : _GEN_74;
  assign _GEN_120 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9885.25-9885.68" */ rules_2_io_Chan3_out_3_Cmd : _GEN_75;
  assign _GEN_121 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9886.25-9886.69" */ rules_2_io_Chan3_out_3_Data : _GEN_76;
  assign _GEN_122 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9887.20-9887.60" */ rules_2_io_InvSet_out_0 : _GEN_77;
  assign _GEN_123 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9888.20-9888.60" */ rules_2_io_InvSet_out_1 : _GEN_78;
  assign _GEN_124 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9889.20-9889.60" */ rules_2_io_InvSet_out_2 : _GEN_79;
  assign _GEN_125 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9890.20-9890.60" */ rules_2_io_InvSet_out_3 : _GEN_80;
  assign _GEN_126 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9891.20-9891.60" */ rules_2_io_ShrSet_out_0 : _GEN_81;
  assign _GEN_127 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9892.20-9892.60" */ rules_2_io_ShrSet_out_1 : _GEN_82;
  assign _GEN_128 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9893.20-9893.60" */ rules_2_io_ShrSet_out_2 : _GEN_83;
  assign _GEN_129 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9894.20-9894.60" */ rules_2_io_ShrSet_out_3 : _GEN_84;
  assign _GEN_130 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9895.20-9895.58" */ rules_2_io_ExGntd_out : _GEN_85;
  assign _GEN_131 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9896.25-9896.63" */ rules_2_io_CurCmd_out : _GEN_86;
  assign _GEN_132 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9897.25-9897.63" */ rules_2_io_CurPtr_out : _GEN_87;
  assign _GEN_133 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9898.25-9898.64" */ rules_2_io_MemData_out : _GEN_88;
  assign _GEN_134 = _T_4 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9899.25-9899.64" */ rules_2_io_AuxData_out : _GEN_89;
  assign _GEN_135 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9901.25-9901.70" */ rules_3_io_Cache_out_0_State : _GEN_90;
  assign _GEN_136 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9902.25-9902.69" */ rules_3_io_Cache_out_0_Data : _GEN_91;
  assign _GEN_137 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9903.25-9903.70" */ rules_3_io_Cache_out_1_State : _GEN_92;
  assign _GEN_138 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9904.25-9904.69" */ rules_3_io_Cache_out_1_Data : _GEN_93;
  assign _GEN_139 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9905.25-9905.70" */ rules_3_io_Cache_out_2_State : _GEN_94;
  assign _GEN_140 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9906.25-9906.69" */ rules_3_io_Cache_out_2_Data : _GEN_95;
  assign _GEN_141 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9907.25-9907.70" */ rules_3_io_Cache_out_3_State : _GEN_96;
  assign _GEN_142 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9908.25-9908.69" */ rules_3_io_Cache_out_3_Data : _GEN_97;
  assign _GEN_143 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9909.25-9909.68" */ rules_3_io_Chan1_out_0_Cmd : _GEN_98;
  assign _GEN_144 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9910.25-9910.69" */ rules_3_io_Chan1_out_0_Data : _GEN_99;
  assign _GEN_145 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9911.25-9911.69" */ rules_3_io_Chan1_out_1_Cmd : _GEN_100;
  assign _GEN_146 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9912.25-9912.70" */ rules_3_io_Chan1_out_1_Data : _GEN_101;
  assign _GEN_147 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9913.25-9913.69" */ rules_3_io_Chan1_out_2_Cmd : _GEN_102;
  assign _GEN_148 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9914.25-9914.70" */ rules_3_io_Chan1_out_2_Data : _GEN_103;
  assign _GEN_149 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9915.25-9915.69" */ rules_3_io_Chan1_out_3_Cmd : _GEN_104;
  assign _GEN_150 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9916.25-9916.70" */ rules_3_io_Chan1_out_3_Data : _GEN_105;
  assign _GEN_151 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9917.25-9917.69" */ rules_3_io_Chan2_out_0_Cmd : _GEN_106;
  assign _GEN_152 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9918.25-9918.70" */ rules_3_io_Chan2_out_0_Data : _GEN_107;
  assign _GEN_153 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9919.25-9919.69" */ rules_3_io_Chan2_out_1_Cmd : _GEN_108;
  assign _GEN_154 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9920.25-9920.70" */ rules_3_io_Chan2_out_1_Data : _GEN_109;
  assign _GEN_155 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9921.25-9921.69" */ rules_3_io_Chan2_out_2_Cmd : _GEN_110;
  assign _GEN_156 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9922.25-9922.70" */ rules_3_io_Chan2_out_2_Data : _GEN_111;
  assign _GEN_157 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9923.25-9923.69" */ rules_3_io_Chan2_out_3_Cmd : _GEN_112;
  assign _GEN_158 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9924.25-9924.70" */ rules_3_io_Chan2_out_3_Data : _GEN_113;
  assign _GEN_159 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9925.25-9925.69" */ rules_3_io_Chan3_out_0_Cmd : _GEN_114;
  assign _GEN_160 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9926.25-9926.70" */ rules_3_io_Chan3_out_0_Data : _GEN_115;
  assign _GEN_161 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9927.25-9927.69" */ rules_3_io_Chan3_out_1_Cmd : _GEN_116;
  assign _GEN_162 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9928.25-9928.70" */ rules_3_io_Chan3_out_1_Data : _GEN_117;
  assign _GEN_163 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9929.25-9929.69" */ rules_3_io_Chan3_out_2_Cmd : _GEN_118;
  assign _GEN_164 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9930.25-9930.70" */ rules_3_io_Chan3_out_2_Data : _GEN_119;
  assign _GEN_165 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9931.25-9931.69" */ rules_3_io_Chan3_out_3_Cmd : _GEN_120;
  assign _GEN_166 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9932.25-9932.70" */ rules_3_io_Chan3_out_3_Data : _GEN_121;
  assign _GEN_167 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9933.20-9933.61" */ rules_3_io_InvSet_out_0 : _GEN_122;
  assign _GEN_168 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9934.20-9934.61" */ rules_3_io_InvSet_out_1 : _GEN_123;
  assign _GEN_169 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9935.20-9935.61" */ rules_3_io_InvSet_out_2 : _GEN_124;
  assign _GEN_170 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9936.20-9936.61" */ rules_3_io_InvSet_out_3 : _GEN_125;
  assign _GEN_171 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9937.20-9937.61" */ rules_3_io_ShrSet_out_0 : _GEN_126;
  assign _GEN_172 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9938.20-9938.61" */ rules_3_io_ShrSet_out_1 : _GEN_127;
  assign _GEN_173 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9939.20-9939.61" */ rules_3_io_ShrSet_out_2 : _GEN_128;
  assign _GEN_174 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9940.20-9940.61" */ rules_3_io_ShrSet_out_3 : _GEN_129;
  assign _GEN_175 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9941.20-9941.59" */ rules_3_io_ExGntd_out : _GEN_130;
  assign _GEN_176 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9942.25-9942.64" */ rules_3_io_CurCmd_out : _GEN_131;
  assign _GEN_177 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9943.25-9943.64" */ rules_3_io_CurPtr_out : _GEN_132;
  assign _GEN_178 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9944.25-9944.65" */ rules_3_io_MemData_out : _GEN_133;
  assign _GEN_179 = _T_6 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9945.25-9945.65" */ rules_3_io_AuxData_out : _GEN_134;
  assign _GEN_180 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9947.25-9947.71" */ rules_4_io_Cache_out_0_State : _GEN_135;
  assign _GEN_181 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9948.25-9948.70" */ rules_4_io_Cache_out_0_Data : _GEN_136;
  assign _GEN_182 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9949.25-9949.71" */ rules_4_io_Cache_out_1_State : _GEN_137;
  assign _GEN_183 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9950.25-9950.70" */ rules_4_io_Cache_out_1_Data : _GEN_138;
  assign _GEN_184 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9951.25-9951.71" */ rules_4_io_Cache_out_2_State : _GEN_139;
  assign _GEN_185 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9952.25-9952.70" */ rules_4_io_Cache_out_2_Data : _GEN_140;
  assign _GEN_186 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9953.25-9953.71" */ rules_4_io_Cache_out_3_State : _GEN_141;
  assign _GEN_187 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9954.25-9954.70" */ rules_4_io_Cache_out_3_Data : _GEN_142;
  assign _GEN_188 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9955.25-9955.69" */ rules_4_io_Chan1_out_0_Cmd : _GEN_143;
  assign _GEN_189 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9956.25-9956.70" */ rules_4_io_Chan1_out_0_Data : _GEN_144;
  assign _GEN_190 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9957.25-9957.69" */ rules_4_io_Chan1_out_1_Cmd : _GEN_145;
  assign _GEN_191 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9958.25-9958.70" */ rules_4_io_Chan1_out_1_Data : _GEN_146;
  assign _GEN_192 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9959.25-9959.69" */ rules_4_io_Chan1_out_2_Cmd : _GEN_147;
  assign _GEN_193 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9960.25-9960.70" */ rules_4_io_Chan1_out_2_Data : _GEN_148;
  assign _GEN_194 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9961.25-9961.69" */ rules_4_io_Chan1_out_3_Cmd : _GEN_149;
  assign _GEN_195 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9962.25-9962.70" */ rules_4_io_Chan1_out_3_Data : _GEN_150;
  assign _GEN_196 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9963.25-9963.69" */ rules_4_io_Chan2_out_0_Cmd : _GEN_151;
  assign _GEN_197 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9964.25-9964.70" */ rules_4_io_Chan2_out_0_Data : _GEN_152;
  assign _GEN_198 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9965.25-9965.69" */ rules_4_io_Chan2_out_1_Cmd : _GEN_153;
  assign _GEN_199 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9966.25-9966.70" */ rules_4_io_Chan2_out_1_Data : _GEN_154;
  assign _GEN_200 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9967.25-9967.69" */ rules_4_io_Chan2_out_2_Cmd : _GEN_155;
  assign _GEN_201 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9968.25-9968.70" */ rules_4_io_Chan2_out_2_Data : _GEN_156;
  assign _GEN_202 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9969.25-9969.69" */ rules_4_io_Chan2_out_3_Cmd : _GEN_157;
  assign _GEN_203 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9970.25-9970.70" */ rules_4_io_Chan2_out_3_Data : _GEN_158;
  assign _GEN_204 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9971.25-9971.69" */ rules_4_io_Chan3_out_0_Cmd : _GEN_159;
  assign _GEN_205 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9972.25-9972.70" */ rules_4_io_Chan3_out_0_Data : _GEN_160;
  assign _GEN_206 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9973.25-9973.69" */ rules_4_io_Chan3_out_1_Cmd : _GEN_161;
  assign _GEN_207 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9974.25-9974.70" */ rules_4_io_Chan3_out_1_Data : _GEN_162;
  assign _GEN_208 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9975.25-9975.69" */ rules_4_io_Chan3_out_2_Cmd : _GEN_163;
  assign _GEN_209 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9976.25-9976.70" */ rules_4_io_Chan3_out_2_Data : _GEN_164;
  assign _GEN_210 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9977.25-9977.69" */ rules_4_io_Chan3_out_3_Cmd : _GEN_165;
  assign _GEN_211 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9978.25-9978.70" */ rules_4_io_Chan3_out_3_Data : _GEN_166;
  assign _GEN_212 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9979.20-9979.61" */ rules_4_io_InvSet_out_0 : _GEN_167;
  assign _GEN_213 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9980.20-9980.61" */ rules_4_io_InvSet_out_1 : _GEN_168;
  assign _GEN_214 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9981.20-9981.61" */ rules_4_io_InvSet_out_2 : _GEN_169;
  assign _GEN_215 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9982.20-9982.61" */ rules_4_io_InvSet_out_3 : _GEN_170;
  assign _GEN_216 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9983.20-9983.61" */ rules_4_io_ShrSet_out_0 : _GEN_171;
  assign _GEN_217 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9984.20-9984.61" */ rules_4_io_ShrSet_out_1 : _GEN_172;
  assign _GEN_218 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9985.20-9985.61" */ rules_4_io_ShrSet_out_2 : _GEN_173;
  assign _GEN_219 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9986.20-9986.61" */ rules_4_io_ShrSet_out_3 : _GEN_174;
  assign _GEN_220 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9987.20-9987.59" */ rules_4_io_ExGntd_out : _GEN_175;
  assign _GEN_221 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9988.25-9988.64" */ rules_4_io_CurCmd_out : _GEN_176;
  assign _GEN_222 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9989.25-9989.64" */ rules_4_io_CurPtr_out : _GEN_177;
  assign _GEN_223 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9990.25-9990.65" */ rules_4_io_MemData_out : _GEN_178;
  assign _GEN_224 = _T_8 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9991.25-9991.65" */ rules_4_io_AuxData_out : _GEN_179;
  assign _GEN_225 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9993.25-9993.72" */ rules_5_io_Cache_out_0_State : _GEN_180;
  assign _GEN_226 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9994.25-9994.71" */ rules_5_io_Cache_out_0_Data : _GEN_181;
  assign _GEN_227 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9995.25-9995.72" */ rules_5_io_Cache_out_1_State : _GEN_182;
  assign _GEN_228 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9996.25-9996.71" */ rules_5_io_Cache_out_1_Data : _GEN_183;
  assign _GEN_229 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9997.25-9997.72" */ rules_5_io_Cache_out_2_State : _GEN_184;
  assign _GEN_230 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9998.25-9998.71" */ rules_5_io_Cache_out_2_Data : _GEN_185;
  assign _GEN_231 = _T_10 ? /* src = "/home/czh/murphi2chisel/src/external/avr-master/czh2/work_bar/protocol.sv:9999.25-9999.72" */ rules_5_io_Cache_out_3_State : _GEN_186;
  assign io_AuxData_out = AuxData_reg;
  assign io_Cache_out_0_Data = Cache_reg_0_Data;
  assign io_Cache_out_0_State = Cache_reg_0_State;
  assign io_Cache_out_1_Data = Cache_reg_1_Data;
  assign io_Cache_out_1_State = Cache_reg_1_State;
  assign io_Cache_out_2_Data = Cache_reg_2_Data;
  assign io_Cache_out_2_State = Cache_reg_2_State;
  assign io_Cache_out_3_Data = Cache_reg_3_Data;
  assign io_Cache_out_3_State = Cache_reg_3_State;
  assign io_Chan1_out_0_Cmd = Chan1_reg_0_Cmd;
  assign io_Chan1_out_0_Data = Chan1_reg_0_Data;
  assign io_Chan1_out_1_Cmd = Chan1_reg_1_Cmd;
  assign io_Chan1_out_1_Data = Chan1_reg_1_Data;
  assign io_Chan1_out_2_Cmd = Chan1_reg_2_Cmd;
  assign io_Chan1_out_2_Data = Chan1_reg_2_Data;
  assign io_Chan1_out_3_Cmd = Chan1_reg_3_Cmd;
  assign io_Chan1_out_3_Data = Chan1_reg_3_Data;
  assign io_Chan2_out_0_Cmd = Chan2_reg_0_Cmd;
  assign io_Chan2_out_0_Data = Chan2_reg_0_Data;
  assign io_Chan2_out_1_Cmd = Chan2_reg_1_Cmd;
  assign io_Chan2_out_1_Data = Chan2_reg_1_Data;
  assign io_Chan2_out_2_Cmd = Chan2_reg_2_Cmd;
  assign io_Chan2_out_2_Data = Chan2_reg_2_Data;
  assign io_Chan2_out_3_Cmd = Chan2_reg_3_Cmd;
  assign io_Chan2_out_3_Data = Chan2_reg_3_Data;
  assign io_Chan3_out_0_Cmd = Chan3_reg_0_Cmd;
  assign io_Chan3_out_0_Data = Chan3_reg_0_Data;
  assign io_Chan3_out_1_Cmd = Chan3_reg_1_Cmd;
  assign io_Chan3_out_1_Data = Chan3_reg_1_Data;
  assign io_Chan3_out_2_Cmd = Chan3_reg_2_Cmd;
  assign io_Chan3_out_2_Data = Chan3_reg_2_Data;
  assign io_Chan3_out_3_Cmd = Chan3_reg_3_Cmd;
  assign io_Chan3_out_3_Data = Chan3_reg_3_Data;
  assign io_CurCmd_out = CurCmd_reg;
  assign io_CurPtr_out = CurPtr_reg;
  assign io_ExGntd_out = ExGntd_reg;
  assign io_InvSet_out_0 = InvSet_reg_0;
  assign io_InvSet_out_1 = InvSet_reg_1;
  assign io_InvSet_out_2 = InvSet_reg_2;
  assign io_InvSet_out_3 = InvSet_reg_3;
  assign io_MemData_out = MemData_reg;
  assign io_ShrSet_out_0 = ShrSet_reg_0;
  assign io_ShrSet_out_1 = ShrSet_reg_1;
  assign io_ShrSet_out_2 = ShrSet_reg_2;
  assign io_ShrSet_out_3 = ShrSet_reg_3;
  assign rules_0_io_AuxData_in = AuxData_reg;
  assign rules_0_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_0_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_0_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_0_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_0_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_0_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_0_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_0_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_0_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_0_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_0_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_0_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_0_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_0_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_0_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_0_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_0_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_0_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_0_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_0_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_0_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_0_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_0_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_0_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_0_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_0_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_0_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_0_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_0_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_0_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_0_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_0_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_0_io_CurCmd_in = CurCmd_reg;
  assign rules_0_io_CurPtr_in = CurPtr_reg;
  assign rules_0_io_ExGntd_in = ExGntd_reg;
  assign rules_0_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_0_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_0_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_0_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_0_io_MemData_in = MemData_reg;
  assign rules_0_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_0_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_0_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_0_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_10_io_AuxData_in = AuxData_reg;
  assign rules_10_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_10_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_10_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_10_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_10_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_10_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_10_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_10_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_10_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_10_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_10_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_10_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_10_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_10_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_10_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_10_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_10_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_10_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_10_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_10_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_10_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_10_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_10_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_10_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_10_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_10_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_10_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_10_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_10_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_10_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_10_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_10_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_10_io_CurCmd_in = CurCmd_reg;
  assign rules_10_io_CurPtr_in = CurPtr_reg;
  assign rules_10_io_ExGntd_in = ExGntd_reg;
  assign rules_10_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_10_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_10_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_10_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_10_io_MemData_in = MemData_reg;
  assign rules_10_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_10_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_10_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_10_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_11_io_AuxData_in = AuxData_reg;
  assign rules_11_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_11_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_11_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_11_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_11_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_11_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_11_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_11_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_11_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_11_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_11_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_11_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_11_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_11_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_11_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_11_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_11_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_11_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_11_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_11_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_11_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_11_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_11_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_11_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_11_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_11_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_11_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_11_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_11_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_11_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_11_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_11_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_11_io_CurCmd_in = CurCmd_reg;
  assign rules_11_io_CurPtr_in = CurPtr_reg;
  assign rules_11_io_ExGntd_in = ExGntd_reg;
  assign rules_11_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_11_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_11_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_11_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_11_io_MemData_in = MemData_reg;
  assign rules_11_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_11_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_11_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_11_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_12_io_AuxData_in = AuxData_reg;
  assign rules_12_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_12_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_12_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_12_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_12_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_12_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_12_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_12_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_12_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_12_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_12_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_12_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_12_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_12_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_12_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_12_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_12_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_12_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_12_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_12_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_12_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_12_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_12_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_12_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_12_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_12_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_12_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_12_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_12_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_12_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_12_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_12_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_12_io_CurCmd_in = CurCmd_reg;
  assign rules_12_io_CurPtr_in = CurPtr_reg;
  assign rules_12_io_ExGntd_in = ExGntd_reg;
  assign rules_12_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_12_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_12_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_12_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_12_io_MemData_in = MemData_reg;
  assign rules_12_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_12_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_12_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_12_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_13_io_AuxData_in = AuxData_reg;
  assign rules_13_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_13_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_13_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_13_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_13_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_13_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_13_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_13_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_13_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_13_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_13_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_13_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_13_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_13_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_13_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_13_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_13_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_13_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_13_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_13_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_13_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_13_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_13_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_13_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_13_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_13_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_13_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_13_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_13_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_13_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_13_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_13_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_13_io_CurCmd_in = CurCmd_reg;
  assign rules_13_io_CurPtr_in = CurPtr_reg;
  assign rules_13_io_ExGntd_in = ExGntd_reg;
  assign rules_13_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_13_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_13_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_13_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_13_io_MemData_in = MemData_reg;
  assign rules_13_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_13_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_13_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_13_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_14_io_AuxData_in = AuxData_reg;
  assign rules_14_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_14_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_14_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_14_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_14_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_14_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_14_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_14_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_14_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_14_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_14_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_14_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_14_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_14_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_14_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_14_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_14_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_14_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_14_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_14_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_14_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_14_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_14_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_14_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_14_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_14_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_14_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_14_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_14_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_14_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_14_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_14_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_14_io_CurCmd_in = CurCmd_reg;
  assign rules_14_io_CurPtr_in = CurPtr_reg;
  assign rules_14_io_ExGntd_in = ExGntd_reg;
  assign rules_14_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_14_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_14_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_14_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_14_io_MemData_in = MemData_reg;
  assign rules_14_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_14_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_14_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_14_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_15_io_AuxData_in = AuxData_reg;
  assign rules_15_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_15_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_15_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_15_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_15_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_15_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_15_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_15_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_15_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_15_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_15_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_15_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_15_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_15_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_15_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_15_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_15_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_15_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_15_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_15_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_15_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_15_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_15_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_15_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_15_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_15_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_15_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_15_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_15_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_15_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_15_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_15_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_15_io_CurCmd_in = CurCmd_reg;
  assign rules_15_io_CurPtr_in = CurPtr_reg;
  assign rules_15_io_ExGntd_in = ExGntd_reg;
  assign rules_15_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_15_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_15_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_15_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_15_io_MemData_in = MemData_reg;
  assign rules_15_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_15_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_15_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_15_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_16_io_AuxData_in = AuxData_reg;
  assign rules_16_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_16_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_16_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_16_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_16_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_16_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_16_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_16_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_16_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_16_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_16_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_16_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_16_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_16_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_16_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_16_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_16_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_16_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_16_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_16_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_16_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_16_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_16_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_16_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_16_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_16_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_16_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_16_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_16_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_16_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_16_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_16_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_16_io_CurCmd_in = CurCmd_reg;
  assign rules_16_io_CurPtr_in = CurPtr_reg;
  assign rules_16_io_ExGntd_in = ExGntd_reg;
  assign rules_16_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_16_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_16_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_16_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_16_io_MemData_in = MemData_reg;
  assign rules_16_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_16_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_16_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_16_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_17_io_AuxData_in = AuxData_reg;
  assign rules_17_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_17_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_17_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_17_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_17_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_17_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_17_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_17_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_17_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_17_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_17_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_17_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_17_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_17_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_17_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_17_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_17_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_17_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_17_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_17_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_17_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_17_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_17_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_17_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_17_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_17_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_17_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_17_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_17_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_17_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_17_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_17_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_17_io_CurCmd_in = CurCmd_reg;
  assign rules_17_io_CurPtr_in = CurPtr_reg;
  assign rules_17_io_ExGntd_in = ExGntd_reg;
  assign rules_17_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_17_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_17_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_17_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_17_io_MemData_in = MemData_reg;
  assign rules_17_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_17_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_17_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_17_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_18_io_AuxData_in = AuxData_reg;
  assign rules_18_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_18_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_18_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_18_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_18_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_18_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_18_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_18_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_18_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_18_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_18_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_18_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_18_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_18_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_18_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_18_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_18_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_18_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_18_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_18_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_18_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_18_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_18_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_18_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_18_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_18_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_18_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_18_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_18_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_18_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_18_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_18_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_18_io_CurCmd_in = CurCmd_reg;
  assign rules_18_io_CurPtr_in = CurPtr_reg;
  assign rules_18_io_ExGntd_in = ExGntd_reg;
  assign rules_18_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_18_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_18_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_18_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_18_io_MemData_in = MemData_reg;
  assign rules_18_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_18_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_18_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_18_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_19_io_AuxData_in = AuxData_reg;
  assign rules_19_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_19_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_19_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_19_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_19_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_19_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_19_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_19_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_19_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_19_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_19_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_19_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_19_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_19_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_19_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_19_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_19_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_19_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_19_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_19_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_19_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_19_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_19_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_19_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_19_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_19_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_19_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_19_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_19_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_19_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_19_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_19_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_19_io_CurCmd_in = CurCmd_reg;
  assign rules_19_io_CurPtr_in = CurPtr_reg;
  assign rules_19_io_ExGntd_in = ExGntd_reg;
  assign rules_19_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_19_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_19_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_19_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_19_io_MemData_in = MemData_reg;
  assign rules_19_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_19_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_19_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_19_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_1_io_AuxData_in = AuxData_reg;
  assign rules_1_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_1_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_1_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_1_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_1_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_1_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_1_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_1_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_1_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_1_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_1_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_1_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_1_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_1_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_1_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_1_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_1_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_1_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_1_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_1_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_1_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_1_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_1_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_1_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_1_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_1_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_1_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_1_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_1_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_1_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_1_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_1_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_1_io_CurCmd_in = CurCmd_reg;
  assign rules_1_io_CurPtr_in = CurPtr_reg;
  assign rules_1_io_ExGntd_in = ExGntd_reg;
  assign rules_1_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_1_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_1_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_1_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_1_io_MemData_in = MemData_reg;
  assign rules_1_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_1_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_1_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_1_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_20_io_AuxData_in = AuxData_reg;
  assign rules_20_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_20_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_20_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_20_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_20_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_20_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_20_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_20_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_20_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_20_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_20_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_20_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_20_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_20_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_20_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_20_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_20_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_20_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_20_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_20_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_20_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_20_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_20_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_20_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_20_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_20_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_20_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_20_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_20_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_20_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_20_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_20_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_20_io_CurCmd_in = CurCmd_reg;
  assign rules_20_io_CurPtr_in = CurPtr_reg;
  assign rules_20_io_ExGntd_in = ExGntd_reg;
  assign rules_20_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_20_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_20_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_20_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_20_io_MemData_in = MemData_reg;
  assign rules_20_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_20_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_20_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_20_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_21_io_AuxData_in = AuxData_reg;
  assign rules_21_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_21_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_21_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_21_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_21_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_21_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_21_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_21_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_21_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_21_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_21_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_21_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_21_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_21_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_21_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_21_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_21_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_21_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_21_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_21_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_21_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_21_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_21_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_21_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_21_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_21_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_21_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_21_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_21_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_21_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_21_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_21_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_21_io_CurCmd_in = CurCmd_reg;
  assign rules_21_io_CurPtr_in = CurPtr_reg;
  assign rules_21_io_ExGntd_in = ExGntd_reg;
  assign rules_21_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_21_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_21_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_21_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_21_io_MemData_in = MemData_reg;
  assign rules_21_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_21_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_21_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_21_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_22_io_AuxData_in = AuxData_reg;
  assign rules_22_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_22_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_22_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_22_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_22_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_22_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_22_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_22_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_22_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_22_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_22_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_22_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_22_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_22_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_22_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_22_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_22_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_22_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_22_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_22_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_22_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_22_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_22_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_22_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_22_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_22_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_22_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_22_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_22_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_22_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_22_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_22_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_22_io_CurCmd_in = CurCmd_reg;
  assign rules_22_io_CurPtr_in = CurPtr_reg;
  assign rules_22_io_ExGntd_in = ExGntd_reg;
  assign rules_22_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_22_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_22_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_22_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_22_io_MemData_in = MemData_reg;
  assign rules_22_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_22_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_22_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_22_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_23_io_AuxData_in = AuxData_reg;
  assign rules_23_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_23_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_23_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_23_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_23_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_23_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_23_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_23_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_23_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_23_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_23_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_23_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_23_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_23_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_23_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_23_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_23_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_23_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_23_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_23_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_23_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_23_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_23_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_23_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_23_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_23_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_23_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_23_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_23_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_23_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_23_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_23_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_23_io_CurCmd_in = CurCmd_reg;
  assign rules_23_io_CurPtr_in = CurPtr_reg;
  assign rules_23_io_ExGntd_in = ExGntd_reg;
  assign rules_23_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_23_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_23_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_23_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_23_io_MemData_in = MemData_reg;
  assign rules_23_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_23_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_23_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_23_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_24_io_AuxData_in = AuxData_reg;
  assign rules_24_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_24_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_24_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_24_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_24_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_24_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_24_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_24_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_24_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_24_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_24_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_24_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_24_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_24_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_24_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_24_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_24_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_24_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_24_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_24_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_24_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_24_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_24_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_24_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_24_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_24_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_24_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_24_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_24_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_24_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_24_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_24_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_24_io_CurCmd_in = CurCmd_reg;
  assign rules_24_io_CurPtr_in = CurPtr_reg;
  assign rules_24_io_ExGntd_in = ExGntd_reg;
  assign rules_24_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_24_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_24_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_24_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_24_io_MemData_in = MemData_reg;
  assign rules_24_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_24_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_24_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_24_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_25_io_AuxData_in = AuxData_reg;
  assign rules_25_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_25_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_25_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_25_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_25_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_25_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_25_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_25_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_25_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_25_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_25_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_25_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_25_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_25_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_25_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_25_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_25_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_25_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_25_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_25_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_25_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_25_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_25_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_25_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_25_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_25_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_25_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_25_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_25_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_25_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_25_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_25_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_25_io_CurCmd_in = CurCmd_reg;
  assign rules_25_io_CurPtr_in = CurPtr_reg;
  assign rules_25_io_ExGntd_in = ExGntd_reg;
  assign rules_25_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_25_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_25_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_25_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_25_io_MemData_in = MemData_reg;
  assign rules_25_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_25_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_25_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_25_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_26_io_AuxData_in = AuxData_reg;
  assign rules_26_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_26_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_26_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_26_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_26_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_26_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_26_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_26_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_26_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_26_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_26_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_26_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_26_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_26_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_26_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_26_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_26_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_26_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_26_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_26_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_26_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_26_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_26_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_26_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_26_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_26_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_26_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_26_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_26_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_26_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_26_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_26_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_26_io_CurCmd_in = CurCmd_reg;
  assign rules_26_io_CurPtr_in = CurPtr_reg;
  assign rules_26_io_ExGntd_in = ExGntd_reg;
  assign rules_26_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_26_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_26_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_26_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_26_io_MemData_in = MemData_reg;
  assign rules_26_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_26_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_26_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_26_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_27_io_AuxData_in = AuxData_reg;
  assign rules_27_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_27_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_27_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_27_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_27_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_27_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_27_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_27_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_27_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_27_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_27_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_27_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_27_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_27_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_27_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_27_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_27_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_27_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_27_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_27_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_27_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_27_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_27_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_27_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_27_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_27_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_27_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_27_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_27_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_27_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_27_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_27_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_27_io_CurCmd_in = CurCmd_reg;
  assign rules_27_io_CurPtr_in = CurPtr_reg;
  assign rules_27_io_ExGntd_in = ExGntd_reg;
  assign rules_27_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_27_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_27_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_27_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_27_io_MemData_in = MemData_reg;
  assign rules_27_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_27_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_27_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_27_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_28_io_AuxData_in = AuxData_reg;
  assign rules_28_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_28_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_28_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_28_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_28_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_28_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_28_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_28_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_28_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_28_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_28_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_28_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_28_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_28_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_28_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_28_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_28_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_28_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_28_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_28_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_28_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_28_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_28_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_28_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_28_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_28_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_28_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_28_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_28_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_28_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_28_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_28_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_28_io_CurCmd_in = CurCmd_reg;
  assign rules_28_io_CurPtr_in = CurPtr_reg;
  assign rules_28_io_ExGntd_in = ExGntd_reg;
  assign rules_28_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_28_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_28_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_28_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_28_io_MemData_in = MemData_reg;
  assign rules_28_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_28_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_28_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_28_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_29_io_AuxData_in = AuxData_reg;
  assign rules_29_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_29_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_29_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_29_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_29_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_29_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_29_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_29_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_29_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_29_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_29_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_29_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_29_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_29_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_29_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_29_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_29_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_29_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_29_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_29_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_29_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_29_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_29_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_29_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_29_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_29_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_29_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_29_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_29_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_29_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_29_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_29_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_29_io_CurCmd_in = CurCmd_reg;
  assign rules_29_io_CurPtr_in = CurPtr_reg;
  assign rules_29_io_ExGntd_in = ExGntd_reg;
  assign rules_29_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_29_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_29_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_29_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_29_io_MemData_in = MemData_reg;
  assign rules_29_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_29_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_29_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_29_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_2_io_AuxData_in = AuxData_reg;
  assign rules_2_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_2_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_2_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_2_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_2_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_2_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_2_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_2_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_2_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_2_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_2_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_2_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_2_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_2_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_2_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_2_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_2_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_2_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_2_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_2_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_2_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_2_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_2_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_2_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_2_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_2_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_2_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_2_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_2_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_2_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_2_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_2_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_2_io_CurCmd_in = CurCmd_reg;
  assign rules_2_io_CurPtr_in = CurPtr_reg;
  assign rules_2_io_ExGntd_in = ExGntd_reg;
  assign rules_2_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_2_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_2_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_2_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_2_io_MemData_in = MemData_reg;
  assign rules_2_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_2_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_2_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_2_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_30_io_AuxData_in = AuxData_reg;
  assign rules_30_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_30_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_30_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_30_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_30_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_30_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_30_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_30_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_30_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_30_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_30_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_30_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_30_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_30_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_30_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_30_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_30_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_30_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_30_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_30_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_30_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_30_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_30_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_30_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_30_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_30_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_30_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_30_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_30_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_30_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_30_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_30_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_30_io_CurCmd_in = CurCmd_reg;
  assign rules_30_io_CurPtr_in = CurPtr_reg;
  assign rules_30_io_ExGntd_in = ExGntd_reg;
  assign rules_30_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_30_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_30_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_30_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_30_io_MemData_in = MemData_reg;
  assign rules_30_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_30_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_30_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_30_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_31_io_AuxData_in = AuxData_reg;
  assign rules_31_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_31_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_31_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_31_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_31_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_31_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_31_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_31_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_31_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_31_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_31_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_31_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_31_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_31_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_31_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_31_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_31_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_31_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_31_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_31_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_31_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_31_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_31_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_31_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_31_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_31_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_31_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_31_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_31_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_31_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_31_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_31_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_31_io_CurCmd_in = CurCmd_reg;
  assign rules_31_io_CurPtr_in = CurPtr_reg;
  assign rules_31_io_ExGntd_in = ExGntd_reg;
  assign rules_31_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_31_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_31_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_31_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_31_io_MemData_in = MemData_reg;
  assign rules_31_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_31_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_31_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_31_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_32_io_AuxData_in = AuxData_reg;
  assign rules_32_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_32_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_32_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_32_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_32_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_32_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_32_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_32_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_32_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_32_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_32_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_32_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_32_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_32_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_32_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_32_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_32_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_32_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_32_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_32_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_32_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_32_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_32_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_32_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_32_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_32_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_32_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_32_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_32_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_32_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_32_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_32_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_32_io_CurCmd_in = CurCmd_reg;
  assign rules_32_io_CurPtr_in = CurPtr_reg;
  assign rules_32_io_ExGntd_in = ExGntd_reg;
  assign rules_32_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_32_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_32_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_32_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_32_io_MemData_in = MemData_reg;
  assign rules_32_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_32_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_32_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_32_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_33_io_AuxData_in = AuxData_reg;
  assign rules_33_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_33_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_33_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_33_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_33_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_33_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_33_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_33_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_33_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_33_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_33_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_33_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_33_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_33_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_33_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_33_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_33_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_33_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_33_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_33_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_33_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_33_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_33_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_33_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_33_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_33_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_33_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_33_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_33_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_33_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_33_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_33_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_33_io_CurCmd_in = CurCmd_reg;
  assign rules_33_io_CurPtr_in = CurPtr_reg;
  assign rules_33_io_ExGntd_in = ExGntd_reg;
  assign rules_33_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_33_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_33_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_33_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_33_io_MemData_in = MemData_reg;
  assign rules_33_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_33_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_33_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_33_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_34_io_AuxData_in = AuxData_reg;
  assign rules_34_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_34_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_34_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_34_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_34_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_34_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_34_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_34_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_34_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_34_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_34_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_34_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_34_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_34_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_34_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_34_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_34_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_34_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_34_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_34_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_34_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_34_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_34_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_34_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_34_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_34_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_34_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_34_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_34_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_34_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_34_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_34_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_34_io_CurCmd_in = CurCmd_reg;
  assign rules_34_io_CurPtr_in = CurPtr_reg;
  assign rules_34_io_ExGntd_in = ExGntd_reg;
  assign rules_34_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_34_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_34_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_34_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_34_io_MemData_in = MemData_reg;
  assign rules_34_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_34_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_34_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_34_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_35_io_AuxData_in = AuxData_reg;
  assign rules_35_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_35_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_35_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_35_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_35_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_35_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_35_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_35_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_35_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_35_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_35_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_35_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_35_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_35_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_35_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_35_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_35_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_35_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_35_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_35_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_35_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_35_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_35_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_35_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_35_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_35_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_35_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_35_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_35_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_35_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_35_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_35_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_35_io_CurCmd_in = CurCmd_reg;
  assign rules_35_io_CurPtr_in = CurPtr_reg;
  assign rules_35_io_ExGntd_in = ExGntd_reg;
  assign rules_35_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_35_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_35_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_35_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_35_io_MemData_in = MemData_reg;
  assign rules_35_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_35_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_35_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_35_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_36_io_AuxData_in = AuxData_reg;
  assign rules_36_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_36_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_36_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_36_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_36_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_36_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_36_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_36_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_36_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_36_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_36_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_36_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_36_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_36_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_36_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_36_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_36_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_36_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_36_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_36_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_36_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_36_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_36_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_36_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_36_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_36_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_36_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_36_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_36_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_36_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_36_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_36_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_36_io_CurCmd_in = CurCmd_reg;
  assign rules_36_io_CurPtr_in = CurPtr_reg;
  assign rules_36_io_ExGntd_in = ExGntd_reg;
  assign rules_36_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_36_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_36_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_36_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_36_io_MemData_in = MemData_reg;
  assign rules_36_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_36_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_36_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_36_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_37_io_AuxData_in = AuxData_reg;
  assign rules_37_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_37_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_37_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_37_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_37_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_37_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_37_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_37_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_37_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_37_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_37_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_37_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_37_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_37_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_37_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_37_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_37_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_37_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_37_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_37_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_37_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_37_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_37_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_37_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_37_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_37_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_37_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_37_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_37_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_37_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_37_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_37_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_37_io_CurCmd_in = CurCmd_reg;
  assign rules_37_io_CurPtr_in = CurPtr_reg;
  assign rules_37_io_ExGntd_in = ExGntd_reg;
  assign rules_37_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_37_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_37_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_37_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_37_io_MemData_in = MemData_reg;
  assign rules_37_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_37_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_37_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_37_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_38_io_AuxData_in = AuxData_reg;
  assign rules_38_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_38_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_38_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_38_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_38_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_38_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_38_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_38_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_38_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_38_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_38_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_38_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_38_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_38_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_38_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_38_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_38_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_38_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_38_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_38_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_38_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_38_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_38_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_38_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_38_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_38_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_38_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_38_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_38_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_38_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_38_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_38_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_38_io_CurCmd_in = CurCmd_reg;
  assign rules_38_io_CurPtr_in = CurPtr_reg;
  assign rules_38_io_ExGntd_in = ExGntd_reg;
  assign rules_38_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_38_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_38_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_38_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_38_io_MemData_in = MemData_reg;
  assign rules_38_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_38_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_38_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_38_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_39_io_AuxData_in = AuxData_reg;
  assign rules_39_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_39_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_39_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_39_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_39_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_39_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_39_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_39_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_39_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_39_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_39_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_39_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_39_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_39_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_39_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_39_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_39_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_39_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_39_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_39_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_39_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_39_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_39_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_39_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_39_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_39_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_39_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_39_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_39_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_39_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_39_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_39_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_39_io_CurCmd_in = CurCmd_reg;
  assign rules_39_io_CurPtr_in = CurPtr_reg;
  assign rules_39_io_ExGntd_in = ExGntd_reg;
  assign rules_39_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_39_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_39_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_39_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_39_io_MemData_in = MemData_reg;
  assign rules_39_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_39_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_39_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_39_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_3_io_AuxData_in = AuxData_reg;
  assign rules_3_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_3_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_3_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_3_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_3_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_3_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_3_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_3_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_3_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_3_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_3_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_3_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_3_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_3_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_3_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_3_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_3_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_3_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_3_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_3_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_3_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_3_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_3_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_3_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_3_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_3_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_3_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_3_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_3_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_3_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_3_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_3_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_3_io_CurCmd_in = CurCmd_reg;
  assign rules_3_io_CurPtr_in = CurPtr_reg;
  assign rules_3_io_ExGntd_in = ExGntd_reg;
  assign rules_3_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_3_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_3_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_3_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_3_io_MemData_in = MemData_reg;
  assign rules_3_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_3_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_3_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_3_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_40_io_AuxData_in = AuxData_reg;
  assign rules_40_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_40_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_40_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_40_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_40_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_40_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_40_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_40_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_40_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_40_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_40_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_40_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_40_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_40_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_40_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_40_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_40_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_40_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_40_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_40_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_40_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_40_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_40_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_40_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_40_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_40_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_40_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_40_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_40_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_40_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_40_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_40_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_40_io_CurCmd_in = CurCmd_reg;
  assign rules_40_io_CurPtr_in = CurPtr_reg;
  assign rules_40_io_ExGntd_in = ExGntd_reg;
  assign rules_40_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_40_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_40_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_40_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_40_io_MemData_in = MemData_reg;
  assign rules_40_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_40_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_40_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_40_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_4_io_AuxData_in = AuxData_reg;
  assign rules_4_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_4_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_4_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_4_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_4_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_4_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_4_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_4_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_4_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_4_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_4_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_4_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_4_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_4_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_4_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_4_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_4_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_4_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_4_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_4_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_4_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_4_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_4_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_4_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_4_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_4_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_4_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_4_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_4_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_4_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_4_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_4_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_4_io_CurCmd_in = CurCmd_reg;
  assign rules_4_io_CurPtr_in = CurPtr_reg;
  assign rules_4_io_ExGntd_in = ExGntd_reg;
  assign rules_4_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_4_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_4_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_4_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_4_io_MemData_in = MemData_reg;
  assign rules_4_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_4_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_4_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_4_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_5_io_AuxData_in = AuxData_reg;
  assign rules_5_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_5_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_5_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_5_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_5_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_5_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_5_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_5_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_5_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_5_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_5_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_5_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_5_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_5_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_5_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_5_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_5_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_5_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_5_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_5_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_5_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_5_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_5_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_5_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_5_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_5_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_5_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_5_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_5_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_5_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_5_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_5_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_5_io_CurCmd_in = CurCmd_reg;
  assign rules_5_io_CurPtr_in = CurPtr_reg;
  assign rules_5_io_ExGntd_in = ExGntd_reg;
  assign rules_5_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_5_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_5_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_5_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_5_io_MemData_in = MemData_reg;
  assign rules_5_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_5_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_5_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_5_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_6_io_AuxData_in = AuxData_reg;
  assign rules_6_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_6_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_6_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_6_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_6_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_6_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_6_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_6_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_6_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_6_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_6_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_6_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_6_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_6_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_6_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_6_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_6_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_6_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_6_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_6_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_6_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_6_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_6_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_6_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_6_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_6_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_6_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_6_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_6_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_6_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_6_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_6_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_6_io_CurCmd_in = CurCmd_reg;
  assign rules_6_io_CurPtr_in = CurPtr_reg;
  assign rules_6_io_ExGntd_in = ExGntd_reg;
  assign rules_6_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_6_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_6_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_6_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_6_io_MemData_in = MemData_reg;
  assign rules_6_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_6_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_6_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_6_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_7_io_AuxData_in = AuxData_reg;
  assign rules_7_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_7_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_7_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_7_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_7_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_7_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_7_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_7_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_7_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_7_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_7_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_7_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_7_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_7_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_7_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_7_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_7_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_7_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_7_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_7_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_7_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_7_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_7_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_7_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_7_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_7_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_7_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_7_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_7_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_7_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_7_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_7_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_7_io_CurCmd_in = CurCmd_reg;
  assign rules_7_io_CurPtr_in = CurPtr_reg;
  assign rules_7_io_ExGntd_in = ExGntd_reg;
  assign rules_7_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_7_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_7_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_7_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_7_io_MemData_in = MemData_reg;
  assign rules_7_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_7_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_7_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_7_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_8_io_AuxData_in = AuxData_reg;
  assign rules_8_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_8_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_8_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_8_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_8_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_8_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_8_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_8_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_8_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_8_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_8_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_8_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_8_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_8_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_8_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_8_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_8_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_8_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_8_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_8_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_8_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_8_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_8_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_8_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_8_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_8_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_8_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_8_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_8_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_8_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_8_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_8_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_8_io_CurCmd_in = CurCmd_reg;
  assign rules_8_io_CurPtr_in = CurPtr_reg;
  assign rules_8_io_ExGntd_in = ExGntd_reg;
  assign rules_8_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_8_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_8_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_8_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_8_io_MemData_in = MemData_reg;
  assign rules_8_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_8_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_8_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_8_io_ShrSet_in_3 = ShrSet_reg_3;
  assign rules_9_io_AuxData_in = AuxData_reg;
  assign rules_9_io_Cache_in_0_Data = Cache_reg_0_Data;
  assign rules_9_io_Cache_in_0_State = Cache_reg_0_State;
  assign rules_9_io_Cache_in_1_Data = Cache_reg_1_Data;
  assign rules_9_io_Cache_in_1_State = Cache_reg_1_State;
  assign rules_9_io_Cache_in_2_Data = Cache_reg_2_Data;
  assign rules_9_io_Cache_in_2_State = Cache_reg_2_State;
  assign rules_9_io_Cache_in_3_Data = Cache_reg_3_Data;
  assign rules_9_io_Cache_in_3_State = Cache_reg_3_State;
  assign rules_9_io_Chan1_in_0_Cmd = Chan1_reg_0_Cmd;
  assign rules_9_io_Chan1_in_0_Data = Chan1_reg_0_Data;
  assign rules_9_io_Chan1_in_1_Cmd = Chan1_reg_1_Cmd;
  assign rules_9_io_Chan1_in_1_Data = Chan1_reg_1_Data;
  assign rules_9_io_Chan1_in_2_Cmd = Chan1_reg_2_Cmd;
  assign rules_9_io_Chan1_in_2_Data = Chan1_reg_2_Data;
  assign rules_9_io_Chan1_in_3_Cmd = Chan1_reg_3_Cmd;
  assign rules_9_io_Chan1_in_3_Data = Chan1_reg_3_Data;
  assign rules_9_io_Chan2_in_0_Cmd = Chan2_reg_0_Cmd;
  assign rules_9_io_Chan2_in_0_Data = Chan2_reg_0_Data;
  assign rules_9_io_Chan2_in_1_Cmd = Chan2_reg_1_Cmd;
  assign rules_9_io_Chan2_in_1_Data = Chan2_reg_1_Data;
  assign rules_9_io_Chan2_in_2_Cmd = Chan2_reg_2_Cmd;
  assign rules_9_io_Chan2_in_2_Data = Chan2_reg_2_Data;
  assign rules_9_io_Chan2_in_3_Cmd = Chan2_reg_3_Cmd;
  assign rules_9_io_Chan2_in_3_Data = Chan2_reg_3_Data;
  assign rules_9_io_Chan3_in_0_Cmd = Chan3_reg_0_Cmd;
  assign rules_9_io_Chan3_in_0_Data = Chan3_reg_0_Data;
  assign rules_9_io_Chan3_in_1_Cmd = Chan3_reg_1_Cmd;
  assign rules_9_io_Chan3_in_1_Data = Chan3_reg_1_Data;
  assign rules_9_io_Chan3_in_2_Cmd = Chan3_reg_2_Cmd;
  assign rules_9_io_Chan3_in_2_Data = Chan3_reg_2_Data;
  assign rules_9_io_Chan3_in_3_Cmd = Chan3_reg_3_Cmd;
  assign rules_9_io_Chan3_in_3_Data = Chan3_reg_3_Data;
  assign rules_9_io_CurCmd_in = CurCmd_reg;
  assign rules_9_io_CurPtr_in = CurPtr_reg;
  assign rules_9_io_ExGntd_in = ExGntd_reg;
  assign rules_9_io_InvSet_in_0 = InvSet_reg_0;
  assign rules_9_io_InvSet_in_1 = InvSet_reg_1;
  assign rules_9_io_InvSet_in_2 = InvSet_reg_2;
  assign rules_9_io_InvSet_in_3 = InvSet_reg_3;
  assign rules_9_io_MemData_in = MemData_reg;
  assign rules_9_io_ShrSet_in_0 = ShrSet_reg_0;
  assign rules_9_io_ShrSet_in_1 = ShrSet_reg_1;
  assign rules_9_io_ShrSet_in_2 = ShrSet_reg_2;
  assign rules_9_io_ShrSet_in_3 = ShrSet_reg_3;
  assign \rules_9.io_AuxData_out  = \rules_9.io_AuxData_in ;
  assign \rules_9.io_Cache_out_0_Data  = \rules_9.io_Cache_in_0_Data ;
  assign \rules_9.io_Cache_out_0_State  = \rules_9.io_Cache_in_0_State ;
  assign \rules_9.io_Cache_out_1_Data  = \rules_9.io_Cache_in_1_Data ;
  assign \rules_9.io_Cache_out_1_State  = \rules_9.io_Cache_in_1_State ;
  assign \rules_9.io_Cache_out_2_Data  = \rules_9.io_Cache_in_2_Data ;
  assign \rules_9.io_Cache_out_2_State  = \rules_9.io_Cache_in_2_State ;
  assign \rules_9.io_Cache_out_3_Data  = \rules_9.io_Cache_in_3_Data ;
  assign \rules_9.io_Cache_out_3_State  = \rules_9.io_Cache_in_3_State ;
  assign \rules_9.io_Chan1_out_0_Cmd  = \rules_9.io_Chan1_in_0_Cmd ;
  assign \rules_9.io_Chan1_out_0_Data  = \rules_9.io_Chan1_in_0_Data ;
  assign \rules_9.io_Chan1_out_1_Cmd  = \rules_9.io_Chan1_in_1_Cmd ;
  assign \rules_9.io_Chan1_out_1_Data  = \rules_9.io_Chan1_in_1_Data ;
  assign \rules_9.io_Chan1_out_2_Data  = \rules_9.io_Chan1_in_2_Data ;
  assign \rules_9.io_Chan1_out_3_Cmd  = \rules_9.io_Chan1_in_3_Cmd ;
  assign \rules_9.io_Chan1_out_3_Data  = \rules_9.io_Chan1_in_3_Data ;
  assign \rules_9.io_Chan2_out_0_Cmd  = \rules_9.io_Chan2_in_0_Cmd ;
  assign \rules_9.io_Chan2_out_0_Data  = \rules_9.io_Chan2_in_0_Data ;
  assign \rules_9.io_Chan2_out_1_Cmd  = \rules_9.io_Chan2_in_1_Cmd ;
  assign \rules_9.io_Chan2_out_1_Data  = \rules_9.io_Chan2_in_1_Data ;
  assign \rules_9.io_Chan2_out_2_Cmd  = \rules_9.io_Chan2_in_2_Cmd ;
  assign \rules_9.io_Chan2_out_2_Data  = \rules_9.io_Chan2_in_2_Data ;
  assign \rules_9.io_Chan2_out_3_Cmd  = \rules_9.io_Chan2_in_3_Cmd ;
  assign \rules_9.io_Chan2_out_3_Data  = \rules_9.io_Chan2_in_3_Data ;
  assign \rules_9.io_Chan3_out_0_Cmd  = \rules_9.io_Chan3_in_0_Cmd ;
  assign \rules_9.io_Chan3_out_0_Data  = \rules_9.io_Chan3_in_0_Data ;
  assign \rules_9.io_Chan3_out_1_Cmd  = \rules_9.io_Chan3_in_1_Cmd ;
  assign \rules_9.io_Chan3_out_1_Data  = \rules_9.io_Chan3_in_1_Data ;
  assign \rules_9.io_Chan3_out_2_Cmd  = \rules_9.io_Chan3_in_2_Cmd ;
  assign \rules_9.io_Chan3_out_2_Data  = \rules_9.io_Chan3_in_2_Data ;
  assign \rules_9.io_Chan3_out_3_Cmd  = \rules_9.io_Chan3_in_3_Cmd ;
  assign \rules_9.io_Chan3_out_3_Data  = \rules_9.io_Chan3_in_3_Data ;
  assign \rules_9.io_CurCmd_out  = \rules_9.io_CurCmd_in ;
  assign \rules_9.io_CurPtr_out  = \rules_9.io_CurPtr_in ;
  assign \rules_9.io_ExGntd_out  = \rules_9.io_ExGntd_in ;
  assign \rules_9.io_InvSet_out_0  = \rules_9.io_InvSet_in_0 ;
  assign \rules_9.io_InvSet_out_1  = \rules_9.io_InvSet_in_1 ;
  assign \rules_9.io_InvSet_out_2  = \rules_9.io_InvSet_in_2 ;
  assign \rules_9.io_InvSet_out_3  = \rules_9.io_InvSet_in_3 ;
  assign \rules_9.io_MemData_out  = \rules_9.io_MemData_in ;
  assign \rules_9.io_ShrSet_out_0  = \rules_9.io_ShrSet_in_0 ;
  assign \rules_9.io_ShrSet_out_1  = \rules_9.io_ShrSet_in_1 ;
  assign \rules_9.io_ShrSet_out_2  = \rules_9.io_ShrSet_in_2 ;
  assign \rules_9.io_ShrSet_out_3  = \rules_9.io_ShrSet_in_3 ;
  assign \rules_9.io_AuxData_in  = AuxData_reg;
  assign rules_9_io_AuxData_out = \rules_9.io_AuxData_out ;
  assign \rules_9.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_9.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_9.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_9.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_9.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_9.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_9.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_9.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_9_io_Cache_out_0_Data = \rules_9.io_Cache_out_0_Data ;
  assign rules_9_io_Cache_out_0_State = \rules_9.io_Cache_out_0_State ;
  assign rules_9_io_Cache_out_1_Data = \rules_9.io_Cache_out_1_Data ;
  assign rules_9_io_Cache_out_1_State = \rules_9.io_Cache_out_1_State ;
  assign rules_9_io_Cache_out_2_Data = \rules_9.io_Cache_out_2_Data ;
  assign rules_9_io_Cache_out_2_State = \rules_9.io_Cache_out_2_State ;
  assign rules_9_io_Cache_out_3_Data = \rules_9.io_Cache_out_3_Data ;
  assign rules_9_io_Cache_out_3_State = \rules_9.io_Cache_out_3_State ;
  assign \rules_9.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_9.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_9.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_9.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_9.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_9.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_9.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_9.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_9_io_Chan1_out_0_Cmd = \rules_9.io_Chan1_out_0_Cmd ;
  assign rules_9_io_Chan1_out_0_Data = \rules_9.io_Chan1_out_0_Data ;
  assign rules_9_io_Chan1_out_1_Cmd = \rules_9.io_Chan1_out_1_Cmd ;
  assign rules_9_io_Chan1_out_1_Data = \rules_9.io_Chan1_out_1_Data ;
  assign rules_9_io_Chan1_out_2_Cmd = \rules_9.io_Chan1_out_2_Cmd ;
  assign rules_9_io_Chan1_out_2_Data = \rules_9.io_Chan1_out_2_Data ;
  assign rules_9_io_Chan1_out_3_Cmd = \rules_9.io_Chan1_out_3_Cmd ;
  assign rules_9_io_Chan1_out_3_Data = \rules_9.io_Chan1_out_3_Data ;
  assign \rules_9.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_9.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_9.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_9.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_9.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_9.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_9.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_9.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_9_io_Chan2_out_0_Cmd = \rules_9.io_Chan2_out_0_Cmd ;
  assign rules_9_io_Chan2_out_0_Data = \rules_9.io_Chan2_out_0_Data ;
  assign rules_9_io_Chan2_out_1_Cmd = \rules_9.io_Chan2_out_1_Cmd ;
  assign rules_9_io_Chan2_out_1_Data = \rules_9.io_Chan2_out_1_Data ;
  assign rules_9_io_Chan2_out_2_Cmd = \rules_9.io_Chan2_out_2_Cmd ;
  assign rules_9_io_Chan2_out_2_Data = \rules_9.io_Chan2_out_2_Data ;
  assign rules_9_io_Chan2_out_3_Cmd = \rules_9.io_Chan2_out_3_Cmd ;
  assign rules_9_io_Chan2_out_3_Data = \rules_9.io_Chan2_out_3_Data ;
  assign \rules_9.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_9.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_9.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_9.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_9.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_9.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_9.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_9.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_9_io_Chan3_out_0_Cmd = \rules_9.io_Chan3_out_0_Cmd ;
  assign rules_9_io_Chan3_out_0_Data = \rules_9.io_Chan3_out_0_Data ;
  assign rules_9_io_Chan3_out_1_Cmd = \rules_9.io_Chan3_out_1_Cmd ;
  assign rules_9_io_Chan3_out_1_Data = \rules_9.io_Chan3_out_1_Data ;
  assign rules_9_io_Chan3_out_2_Cmd = \rules_9.io_Chan3_out_2_Cmd ;
  assign rules_9_io_Chan3_out_2_Data = \rules_9.io_Chan3_out_2_Data ;
  assign rules_9_io_Chan3_out_3_Cmd = \rules_9.io_Chan3_out_3_Cmd ;
  assign rules_9_io_Chan3_out_3_Data = \rules_9.io_Chan3_out_3_Data ;
  assign \rules_9.io_CurCmd_in  = CurCmd_reg;
  assign rules_9_io_CurCmd_out = \rules_9.io_CurCmd_out ;
  assign \rules_9.io_CurPtr_in  = CurPtr_reg;
  assign rules_9_io_CurPtr_out = \rules_9.io_CurPtr_out ;
  assign \rules_9.io_ExGntd_in  = ExGntd_reg;
  assign rules_9_io_ExGntd_out = \rules_9.io_ExGntd_out ;
  assign \rules_9.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_9.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_9.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_9.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_9_io_InvSet_out_0 = \rules_9.io_InvSet_out_0 ;
  assign rules_9_io_InvSet_out_1 = \rules_9.io_InvSet_out_1 ;
  assign rules_9_io_InvSet_out_2 = \rules_9.io_InvSet_out_2 ;
  assign rules_9_io_InvSet_out_3 = \rules_9.io_InvSet_out_3 ;
  assign \rules_9.io_MemData_in  = MemData_reg;
  assign rules_9_io_MemData_out = \rules_9.io_MemData_out ;
  assign \rules_9.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_9.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_9.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_9.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_9_io_ShrSet_out_0 = \rules_9.io_ShrSet_out_0 ;
  assign rules_9_io_ShrSet_out_1 = \rules_9.io_ShrSet_out_1 ;
  assign rules_9_io_ShrSet_out_2 = \rules_9.io_ShrSet_out_2 ;
  assign rules_9_io_ShrSet_out_3 = \rules_9.io_ShrSet_out_3 ;
  assign \rules_9.io_en_r  = rules_9_io_en_r;
  assign \rules_8.io_AuxData_out  = \rules_8.io_AuxData_in ;
  assign \rules_8.io_Cache_out_0_Data  = \rules_8.io_Cache_in_0_Data ;
  assign \rules_8.io_Cache_out_0_State  = \rules_8.io_Cache_in_0_State ;
  assign \rules_8.io_Cache_out_1_Data  = \rules_8.io_Cache_in_1_Data ;
  assign \rules_8.io_Cache_out_1_State  = \rules_8.io_Cache_in_1_State ;
  assign \rules_8.io_Cache_out_2_Data  = \rules_8.io_Cache_in_2_Data ;
  assign \rules_8.io_Cache_out_2_State  = \rules_8.io_Cache_in_2_State ;
  assign \rules_8.io_Cache_out_3_Data  = \rules_8.io_Cache_in_3_Data ;
  assign \rules_8.io_Cache_out_3_State  = \rules_8.io_Cache_in_3_State ;
  assign \rules_8.io_Chan1_out_0_Cmd  = \rules_8.io_Chan1_in_0_Cmd ;
  assign \rules_8.io_Chan1_out_0_Data  = \rules_8.io_Chan1_in_0_Data ;
  assign \rules_8.io_Chan1_out_1_Data  = \rules_8.io_Chan1_in_1_Data ;
  assign \rules_8.io_Chan1_out_2_Cmd  = \rules_8.io_Chan1_in_2_Cmd ;
  assign \rules_8.io_Chan1_out_2_Data  = \rules_8.io_Chan1_in_2_Data ;
  assign \rules_8.io_Chan1_out_3_Cmd  = \rules_8.io_Chan1_in_3_Cmd ;
  assign \rules_8.io_Chan1_out_3_Data  = \rules_8.io_Chan1_in_3_Data ;
  assign \rules_8.io_Chan2_out_0_Cmd  = \rules_8.io_Chan2_in_0_Cmd ;
  assign \rules_8.io_Chan2_out_0_Data  = \rules_8.io_Chan2_in_0_Data ;
  assign \rules_8.io_Chan2_out_1_Cmd  = \rules_8.io_Chan2_in_1_Cmd ;
  assign \rules_8.io_Chan2_out_1_Data  = \rules_8.io_Chan2_in_1_Data ;
  assign \rules_8.io_Chan2_out_2_Cmd  = \rules_8.io_Chan2_in_2_Cmd ;
  assign \rules_8.io_Chan2_out_2_Data  = \rules_8.io_Chan2_in_2_Data ;
  assign \rules_8.io_Chan2_out_3_Cmd  = \rules_8.io_Chan2_in_3_Cmd ;
  assign \rules_8.io_Chan2_out_3_Data  = \rules_8.io_Chan2_in_3_Data ;
  assign \rules_8.io_Chan3_out_0_Cmd  = \rules_8.io_Chan3_in_0_Cmd ;
  assign \rules_8.io_Chan3_out_0_Data  = \rules_8.io_Chan3_in_0_Data ;
  assign \rules_8.io_Chan3_out_1_Cmd  = \rules_8.io_Chan3_in_1_Cmd ;
  assign \rules_8.io_Chan3_out_1_Data  = \rules_8.io_Chan3_in_1_Data ;
  assign \rules_8.io_Chan3_out_2_Cmd  = \rules_8.io_Chan3_in_2_Cmd ;
  assign \rules_8.io_Chan3_out_2_Data  = \rules_8.io_Chan3_in_2_Data ;
  assign \rules_8.io_Chan3_out_3_Cmd  = \rules_8.io_Chan3_in_3_Cmd ;
  assign \rules_8.io_Chan3_out_3_Data  = \rules_8.io_Chan3_in_3_Data ;
  assign \rules_8.io_CurCmd_out  = \rules_8.io_CurCmd_in ;
  assign \rules_8.io_CurPtr_out  = \rules_8.io_CurPtr_in ;
  assign \rules_8.io_ExGntd_out  = \rules_8.io_ExGntd_in ;
  assign \rules_8.io_InvSet_out_0  = \rules_8.io_InvSet_in_0 ;
  assign \rules_8.io_InvSet_out_1  = \rules_8.io_InvSet_in_1 ;
  assign \rules_8.io_InvSet_out_2  = \rules_8.io_InvSet_in_2 ;
  assign \rules_8.io_InvSet_out_3  = \rules_8.io_InvSet_in_3 ;
  assign \rules_8.io_MemData_out  = \rules_8.io_MemData_in ;
  assign \rules_8.io_ShrSet_out_0  = \rules_8.io_ShrSet_in_0 ;
  assign \rules_8.io_ShrSet_out_1  = \rules_8.io_ShrSet_in_1 ;
  assign \rules_8.io_ShrSet_out_2  = \rules_8.io_ShrSet_in_2 ;
  assign \rules_8.io_ShrSet_out_3  = \rules_8.io_ShrSet_in_3 ;
  assign \rules_8.io_AuxData_in  = AuxData_reg;
  assign rules_8_io_AuxData_out = \rules_8.io_AuxData_out ;
  assign \rules_8.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_8.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_8.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_8.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_8.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_8.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_8.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_8.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_8_io_Cache_out_0_Data = \rules_8.io_Cache_out_0_Data ;
  assign rules_8_io_Cache_out_0_State = \rules_8.io_Cache_out_0_State ;
  assign rules_8_io_Cache_out_1_Data = \rules_8.io_Cache_out_1_Data ;
  assign rules_8_io_Cache_out_1_State = \rules_8.io_Cache_out_1_State ;
  assign rules_8_io_Cache_out_2_Data = \rules_8.io_Cache_out_2_Data ;
  assign rules_8_io_Cache_out_2_State = \rules_8.io_Cache_out_2_State ;
  assign rules_8_io_Cache_out_3_Data = \rules_8.io_Cache_out_3_Data ;
  assign rules_8_io_Cache_out_3_State = \rules_8.io_Cache_out_3_State ;
  assign \rules_8.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_8.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_8.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_8.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_8.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_8.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_8.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_8.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_8_io_Chan1_out_0_Cmd = \rules_8.io_Chan1_out_0_Cmd ;
  assign rules_8_io_Chan1_out_0_Data = \rules_8.io_Chan1_out_0_Data ;
  assign rules_8_io_Chan1_out_1_Cmd = \rules_8.io_Chan1_out_1_Cmd ;
  assign rules_8_io_Chan1_out_1_Data = \rules_8.io_Chan1_out_1_Data ;
  assign rules_8_io_Chan1_out_2_Cmd = \rules_8.io_Chan1_out_2_Cmd ;
  assign rules_8_io_Chan1_out_2_Data = \rules_8.io_Chan1_out_2_Data ;
  assign rules_8_io_Chan1_out_3_Cmd = \rules_8.io_Chan1_out_3_Cmd ;
  assign rules_8_io_Chan1_out_3_Data = \rules_8.io_Chan1_out_3_Data ;
  assign \rules_8.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_8.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_8.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_8.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_8.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_8.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_8.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_8.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_8_io_Chan2_out_0_Cmd = \rules_8.io_Chan2_out_0_Cmd ;
  assign rules_8_io_Chan2_out_0_Data = \rules_8.io_Chan2_out_0_Data ;
  assign rules_8_io_Chan2_out_1_Cmd = \rules_8.io_Chan2_out_1_Cmd ;
  assign rules_8_io_Chan2_out_1_Data = \rules_8.io_Chan2_out_1_Data ;
  assign rules_8_io_Chan2_out_2_Cmd = \rules_8.io_Chan2_out_2_Cmd ;
  assign rules_8_io_Chan2_out_2_Data = \rules_8.io_Chan2_out_2_Data ;
  assign rules_8_io_Chan2_out_3_Cmd = \rules_8.io_Chan2_out_3_Cmd ;
  assign rules_8_io_Chan2_out_3_Data = \rules_8.io_Chan2_out_3_Data ;
  assign \rules_8.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_8.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_8.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_8.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_8.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_8.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_8.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_8.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_8_io_Chan3_out_0_Cmd = \rules_8.io_Chan3_out_0_Cmd ;
  assign rules_8_io_Chan3_out_0_Data = \rules_8.io_Chan3_out_0_Data ;
  assign rules_8_io_Chan3_out_1_Cmd = \rules_8.io_Chan3_out_1_Cmd ;
  assign rules_8_io_Chan3_out_1_Data = \rules_8.io_Chan3_out_1_Data ;
  assign rules_8_io_Chan3_out_2_Cmd = \rules_8.io_Chan3_out_2_Cmd ;
  assign rules_8_io_Chan3_out_2_Data = \rules_8.io_Chan3_out_2_Data ;
  assign rules_8_io_Chan3_out_3_Cmd = \rules_8.io_Chan3_out_3_Cmd ;
  assign rules_8_io_Chan3_out_3_Data = \rules_8.io_Chan3_out_3_Data ;
  assign \rules_8.io_CurCmd_in  = CurCmd_reg;
  assign rules_8_io_CurCmd_out = \rules_8.io_CurCmd_out ;
  assign \rules_8.io_CurPtr_in  = CurPtr_reg;
  assign rules_8_io_CurPtr_out = \rules_8.io_CurPtr_out ;
  assign \rules_8.io_ExGntd_in  = ExGntd_reg;
  assign rules_8_io_ExGntd_out = \rules_8.io_ExGntd_out ;
  assign \rules_8.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_8.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_8.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_8.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_8_io_InvSet_out_0 = \rules_8.io_InvSet_out_0 ;
  assign rules_8_io_InvSet_out_1 = \rules_8.io_InvSet_out_1 ;
  assign rules_8_io_InvSet_out_2 = \rules_8.io_InvSet_out_2 ;
  assign rules_8_io_InvSet_out_3 = \rules_8.io_InvSet_out_3 ;
  assign \rules_8.io_MemData_in  = MemData_reg;
  assign rules_8_io_MemData_out = \rules_8.io_MemData_out ;
  assign \rules_8.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_8.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_8.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_8.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_8_io_ShrSet_out_0 = \rules_8.io_ShrSet_out_0 ;
  assign rules_8_io_ShrSet_out_1 = \rules_8.io_ShrSet_out_1 ;
  assign rules_8_io_ShrSet_out_2 = \rules_8.io_ShrSet_out_2 ;
  assign rules_8_io_ShrSet_out_3 = \rules_8.io_ShrSet_out_3 ;
  assign \rules_8.io_en_r  = rules_8_io_en_r;
  assign \rules_7.io_Cache_out_0_Data  = \rules_7.io_Cache_in_0_Data ;
  assign \rules_7.io_Cache_out_0_State  = \rules_7.io_Cache_in_0_State ;
  assign \rules_7.io_Cache_out_1_Data  = \rules_7.io_Cache_in_1_Data ;
  assign \rules_7.io_Cache_out_1_State  = \rules_7.io_Cache_in_1_State ;
  assign \rules_7.io_Cache_out_2_Data  = \rules_7.io_Cache_in_2_Data ;
  assign \rules_7.io_Cache_out_2_State  = \rules_7.io_Cache_in_2_State ;
  assign \rules_7.io_Cache_out_3_State  = \rules_7.io_Cache_in_3_State ;
  assign \rules_7.io_Chan1_out_0_Cmd  = \rules_7.io_Chan1_in_0_Cmd ;
  assign \rules_7.io_Chan1_out_0_Data  = \rules_7.io_Chan1_in_0_Data ;
  assign \rules_7.io_Chan1_out_1_Cmd  = \rules_7.io_Chan1_in_1_Cmd ;
  assign \rules_7.io_Chan1_out_1_Data  = \rules_7.io_Chan1_in_1_Data ;
  assign \rules_7.io_Chan1_out_2_Cmd  = \rules_7.io_Chan1_in_2_Cmd ;
  assign \rules_7.io_Chan1_out_2_Data  = \rules_7.io_Chan1_in_2_Data ;
  assign \rules_7.io_Chan1_out_3_Cmd  = \rules_7.io_Chan1_in_3_Cmd ;
  assign \rules_7.io_Chan1_out_3_Data  = \rules_7.io_Chan1_in_3_Data ;
  assign \rules_7.io_Chan2_out_0_Cmd  = \rules_7.io_Chan2_in_0_Cmd ;
  assign \rules_7.io_Chan2_out_0_Data  = \rules_7.io_Chan2_in_0_Data ;
  assign \rules_7.io_Chan2_out_1_Cmd  = \rules_7.io_Chan2_in_1_Cmd ;
  assign \rules_7.io_Chan2_out_1_Data  = \rules_7.io_Chan2_in_1_Data ;
  assign \rules_7.io_Chan2_out_2_Cmd  = \rules_7.io_Chan2_in_2_Cmd ;
  assign \rules_7.io_Chan2_out_2_Data  = \rules_7.io_Chan2_in_2_Data ;
  assign \rules_7.io_Chan2_out_3_Cmd  = \rules_7.io_Chan2_in_3_Cmd ;
  assign \rules_7.io_Chan2_out_3_Data  = \rules_7.io_Chan2_in_3_Data ;
  assign \rules_7.io_Chan3_out_0_Cmd  = \rules_7.io_Chan3_in_0_Cmd ;
  assign \rules_7.io_Chan3_out_0_Data  = \rules_7.io_Chan3_in_0_Data ;
  assign \rules_7.io_Chan3_out_1_Cmd  = \rules_7.io_Chan3_in_1_Cmd ;
  assign \rules_7.io_Chan3_out_1_Data  = \rules_7.io_Chan3_in_1_Data ;
  assign \rules_7.io_Chan3_out_2_Cmd  = \rules_7.io_Chan3_in_2_Cmd ;
  assign \rules_7.io_Chan3_out_2_Data  = \rules_7.io_Chan3_in_2_Data ;
  assign \rules_7.io_Chan3_out_3_Cmd  = \rules_7.io_Chan3_in_3_Cmd ;
  assign \rules_7.io_Chan3_out_3_Data  = \rules_7.io_Chan3_in_3_Data ;
  assign \rules_7.io_CurCmd_out  = \rules_7.io_CurCmd_in ;
  assign \rules_7.io_CurPtr_out  = \rules_7.io_CurPtr_in ;
  assign \rules_7.io_ExGntd_out  = \rules_7.io_ExGntd_in ;
  assign \rules_7.io_InvSet_out_0  = \rules_7.io_InvSet_in_0 ;
  assign \rules_7.io_InvSet_out_1  = \rules_7.io_InvSet_in_1 ;
  assign \rules_7.io_InvSet_out_2  = \rules_7.io_InvSet_in_2 ;
  assign \rules_7.io_InvSet_out_3  = \rules_7.io_InvSet_in_3 ;
  assign \rules_7.io_MemData_out  = \rules_7.io_MemData_in ;
  assign \rules_7.io_ShrSet_out_0  = \rules_7.io_ShrSet_in_0 ;
  assign \rules_7.io_ShrSet_out_1  = \rules_7.io_ShrSet_in_1 ;
  assign \rules_7.io_ShrSet_out_2  = \rules_7.io_ShrSet_in_2 ;
  assign \rules_7.io_ShrSet_out_3  = \rules_7.io_ShrSet_in_3 ;
  assign \rules_7.io_AuxData_in  = AuxData_reg;
  assign rules_7_io_AuxData_out = \rules_7.io_AuxData_out ;
  assign \rules_7.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_7.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_7.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_7.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_7.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_7.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_7.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_7.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_7_io_Cache_out_0_Data = \rules_7.io_Cache_out_0_Data ;
  assign rules_7_io_Cache_out_0_State = \rules_7.io_Cache_out_0_State ;
  assign rules_7_io_Cache_out_1_Data = \rules_7.io_Cache_out_1_Data ;
  assign rules_7_io_Cache_out_1_State = \rules_7.io_Cache_out_1_State ;
  assign rules_7_io_Cache_out_2_Data = \rules_7.io_Cache_out_2_Data ;
  assign rules_7_io_Cache_out_2_State = \rules_7.io_Cache_out_2_State ;
  assign rules_7_io_Cache_out_3_Data = \rules_7.io_Cache_out_3_Data ;
  assign rules_7_io_Cache_out_3_State = \rules_7.io_Cache_out_3_State ;
  assign \rules_7.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_7.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_7.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_7.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_7.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_7.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_7.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_7.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_7_io_Chan1_out_0_Cmd = \rules_7.io_Chan1_out_0_Cmd ;
  assign rules_7_io_Chan1_out_0_Data = \rules_7.io_Chan1_out_0_Data ;
  assign rules_7_io_Chan1_out_1_Cmd = \rules_7.io_Chan1_out_1_Cmd ;
  assign rules_7_io_Chan1_out_1_Data = \rules_7.io_Chan1_out_1_Data ;
  assign rules_7_io_Chan1_out_2_Cmd = \rules_7.io_Chan1_out_2_Cmd ;
  assign rules_7_io_Chan1_out_2_Data = \rules_7.io_Chan1_out_2_Data ;
  assign rules_7_io_Chan1_out_3_Cmd = \rules_7.io_Chan1_out_3_Cmd ;
  assign rules_7_io_Chan1_out_3_Data = \rules_7.io_Chan1_out_3_Data ;
  assign \rules_7.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_7.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_7.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_7.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_7.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_7.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_7.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_7.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_7_io_Chan2_out_0_Cmd = \rules_7.io_Chan2_out_0_Cmd ;
  assign rules_7_io_Chan2_out_0_Data = \rules_7.io_Chan2_out_0_Data ;
  assign rules_7_io_Chan2_out_1_Cmd = \rules_7.io_Chan2_out_1_Cmd ;
  assign rules_7_io_Chan2_out_1_Data = \rules_7.io_Chan2_out_1_Data ;
  assign rules_7_io_Chan2_out_2_Cmd = \rules_7.io_Chan2_out_2_Cmd ;
  assign rules_7_io_Chan2_out_2_Data = \rules_7.io_Chan2_out_2_Data ;
  assign rules_7_io_Chan2_out_3_Cmd = \rules_7.io_Chan2_out_3_Cmd ;
  assign rules_7_io_Chan2_out_3_Data = \rules_7.io_Chan2_out_3_Data ;
  assign \rules_7.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_7.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_7.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_7.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_7.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_7.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_7.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_7.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_7_io_Chan3_out_0_Cmd = \rules_7.io_Chan3_out_0_Cmd ;
  assign rules_7_io_Chan3_out_0_Data = \rules_7.io_Chan3_out_0_Data ;
  assign rules_7_io_Chan3_out_1_Cmd = \rules_7.io_Chan3_out_1_Cmd ;
  assign rules_7_io_Chan3_out_1_Data = \rules_7.io_Chan3_out_1_Data ;
  assign rules_7_io_Chan3_out_2_Cmd = \rules_7.io_Chan3_out_2_Cmd ;
  assign rules_7_io_Chan3_out_2_Data = \rules_7.io_Chan3_out_2_Data ;
  assign rules_7_io_Chan3_out_3_Cmd = \rules_7.io_Chan3_out_3_Cmd ;
  assign rules_7_io_Chan3_out_3_Data = \rules_7.io_Chan3_out_3_Data ;
  assign \rules_7.io_CurCmd_in  = CurCmd_reg;
  assign rules_7_io_CurCmd_out = \rules_7.io_CurCmd_out ;
  assign \rules_7.io_CurPtr_in  = CurPtr_reg;
  assign rules_7_io_CurPtr_out = \rules_7.io_CurPtr_out ;
  assign \rules_7.io_ExGntd_in  = ExGntd_reg;
  assign rules_7_io_ExGntd_out = \rules_7.io_ExGntd_out ;
  assign \rules_7.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_7.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_7.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_7.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_7_io_InvSet_out_0 = \rules_7.io_InvSet_out_0 ;
  assign rules_7_io_InvSet_out_1 = \rules_7.io_InvSet_out_1 ;
  assign rules_7_io_InvSet_out_2 = \rules_7.io_InvSet_out_2 ;
  assign rules_7_io_InvSet_out_3 = \rules_7.io_InvSet_out_3 ;
  assign \rules_7.io_MemData_in  = MemData_reg;
  assign rules_7_io_MemData_out = \rules_7.io_MemData_out ;
  assign \rules_7.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_7.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_7.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_7.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_7_io_ShrSet_out_0 = \rules_7.io_ShrSet_out_0 ;
  assign rules_7_io_ShrSet_out_1 = \rules_7.io_ShrSet_out_1 ;
  assign rules_7_io_ShrSet_out_2 = \rules_7.io_ShrSet_out_2 ;
  assign rules_7_io_ShrSet_out_3 = \rules_7.io_ShrSet_out_3 ;
  assign \rules_7.io_en_r  = rules_7_io_en_r;
  assign \rules_6.io_Cache_out_0_Data  = \rules_6.io_Cache_in_0_Data ;
  assign \rules_6.io_Cache_out_0_State  = \rules_6.io_Cache_in_0_State ;
  assign \rules_6.io_Cache_out_1_Data  = \rules_6.io_Cache_in_1_Data ;
  assign \rules_6.io_Cache_out_1_State  = \rules_6.io_Cache_in_1_State ;
  assign \rules_6.io_Cache_out_2_Data  = \rules_6.io_Cache_in_2_Data ;
  assign \rules_6.io_Cache_out_2_State  = \rules_6.io_Cache_in_2_State ;
  assign \rules_6.io_Cache_out_3_State  = \rules_6.io_Cache_in_3_State ;
  assign \rules_6.io_Chan1_out_0_Cmd  = \rules_6.io_Chan1_in_0_Cmd ;
  assign \rules_6.io_Chan1_out_0_Data  = \rules_6.io_Chan1_in_0_Data ;
  assign \rules_6.io_Chan1_out_1_Cmd  = \rules_6.io_Chan1_in_1_Cmd ;
  assign \rules_6.io_Chan1_out_1_Data  = \rules_6.io_Chan1_in_1_Data ;
  assign \rules_6.io_Chan1_out_2_Cmd  = \rules_6.io_Chan1_in_2_Cmd ;
  assign \rules_6.io_Chan1_out_2_Data  = \rules_6.io_Chan1_in_2_Data ;
  assign \rules_6.io_Chan1_out_3_Cmd  = \rules_6.io_Chan1_in_3_Cmd ;
  assign \rules_6.io_Chan1_out_3_Data  = \rules_6.io_Chan1_in_3_Data ;
  assign \rules_6.io_Chan2_out_0_Cmd  = \rules_6.io_Chan2_in_0_Cmd ;
  assign \rules_6.io_Chan2_out_0_Data  = \rules_6.io_Chan2_in_0_Data ;
  assign \rules_6.io_Chan2_out_1_Cmd  = \rules_6.io_Chan2_in_1_Cmd ;
  assign \rules_6.io_Chan2_out_1_Data  = \rules_6.io_Chan2_in_1_Data ;
  assign \rules_6.io_Chan2_out_2_Cmd  = \rules_6.io_Chan2_in_2_Cmd ;
  assign \rules_6.io_Chan2_out_2_Data  = \rules_6.io_Chan2_in_2_Data ;
  assign \rules_6.io_Chan2_out_3_Cmd  = \rules_6.io_Chan2_in_3_Cmd ;
  assign \rules_6.io_Chan2_out_3_Data  = \rules_6.io_Chan2_in_3_Data ;
  assign \rules_6.io_Chan3_out_0_Cmd  = \rules_6.io_Chan3_in_0_Cmd ;
  assign \rules_6.io_Chan3_out_0_Data  = \rules_6.io_Chan3_in_0_Data ;
  assign \rules_6.io_Chan3_out_1_Cmd  = \rules_6.io_Chan3_in_1_Cmd ;
  assign \rules_6.io_Chan3_out_1_Data  = \rules_6.io_Chan3_in_1_Data ;
  assign \rules_6.io_Chan3_out_2_Cmd  = \rules_6.io_Chan3_in_2_Cmd ;
  assign \rules_6.io_Chan3_out_2_Data  = \rules_6.io_Chan3_in_2_Data ;
  assign \rules_6.io_Chan3_out_3_Cmd  = \rules_6.io_Chan3_in_3_Cmd ;
  assign \rules_6.io_Chan3_out_3_Data  = \rules_6.io_Chan3_in_3_Data ;
  assign \rules_6.io_CurCmd_out  = \rules_6.io_CurCmd_in ;
  assign \rules_6.io_CurPtr_out  = \rules_6.io_CurPtr_in ;
  assign \rules_6.io_ExGntd_out  = \rules_6.io_ExGntd_in ;
  assign \rules_6.io_InvSet_out_0  = \rules_6.io_InvSet_in_0 ;
  assign \rules_6.io_InvSet_out_1  = \rules_6.io_InvSet_in_1 ;
  assign \rules_6.io_InvSet_out_2  = \rules_6.io_InvSet_in_2 ;
  assign \rules_6.io_InvSet_out_3  = \rules_6.io_InvSet_in_3 ;
  assign \rules_6.io_MemData_out  = \rules_6.io_MemData_in ;
  assign \rules_6.io_ShrSet_out_0  = \rules_6.io_ShrSet_in_0 ;
  assign \rules_6.io_ShrSet_out_1  = \rules_6.io_ShrSet_in_1 ;
  assign \rules_6.io_ShrSet_out_2  = \rules_6.io_ShrSet_in_2 ;
  assign \rules_6.io_ShrSet_out_3  = \rules_6.io_ShrSet_in_3 ;
  assign \rules_6.io_AuxData_in  = AuxData_reg;
  assign rules_6_io_AuxData_out = \rules_6.io_AuxData_out ;
  assign \rules_6.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_6.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_6.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_6.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_6.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_6.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_6.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_6.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_6_io_Cache_out_0_Data = \rules_6.io_Cache_out_0_Data ;
  assign rules_6_io_Cache_out_0_State = \rules_6.io_Cache_out_0_State ;
  assign rules_6_io_Cache_out_1_Data = \rules_6.io_Cache_out_1_Data ;
  assign rules_6_io_Cache_out_1_State = \rules_6.io_Cache_out_1_State ;
  assign rules_6_io_Cache_out_2_Data = \rules_6.io_Cache_out_2_Data ;
  assign rules_6_io_Cache_out_2_State = \rules_6.io_Cache_out_2_State ;
  assign rules_6_io_Cache_out_3_Data = \rules_6.io_Cache_out_3_Data ;
  assign rules_6_io_Cache_out_3_State = \rules_6.io_Cache_out_3_State ;
  assign \rules_6.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_6.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_6.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_6.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_6.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_6.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_6.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_6.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_6_io_Chan1_out_0_Cmd = \rules_6.io_Chan1_out_0_Cmd ;
  assign rules_6_io_Chan1_out_0_Data = \rules_6.io_Chan1_out_0_Data ;
  assign rules_6_io_Chan1_out_1_Cmd = \rules_6.io_Chan1_out_1_Cmd ;
  assign rules_6_io_Chan1_out_1_Data = \rules_6.io_Chan1_out_1_Data ;
  assign rules_6_io_Chan1_out_2_Cmd = \rules_6.io_Chan1_out_2_Cmd ;
  assign rules_6_io_Chan1_out_2_Data = \rules_6.io_Chan1_out_2_Data ;
  assign rules_6_io_Chan1_out_3_Cmd = \rules_6.io_Chan1_out_3_Cmd ;
  assign rules_6_io_Chan1_out_3_Data = \rules_6.io_Chan1_out_3_Data ;
  assign \rules_6.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_6.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_6.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_6.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_6.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_6.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_6.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_6.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_6_io_Chan2_out_0_Cmd = \rules_6.io_Chan2_out_0_Cmd ;
  assign rules_6_io_Chan2_out_0_Data = \rules_6.io_Chan2_out_0_Data ;
  assign rules_6_io_Chan2_out_1_Cmd = \rules_6.io_Chan2_out_1_Cmd ;
  assign rules_6_io_Chan2_out_1_Data = \rules_6.io_Chan2_out_1_Data ;
  assign rules_6_io_Chan2_out_2_Cmd = \rules_6.io_Chan2_out_2_Cmd ;
  assign rules_6_io_Chan2_out_2_Data = \rules_6.io_Chan2_out_2_Data ;
  assign rules_6_io_Chan2_out_3_Cmd = \rules_6.io_Chan2_out_3_Cmd ;
  assign rules_6_io_Chan2_out_3_Data = \rules_6.io_Chan2_out_3_Data ;
  assign \rules_6.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_6.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_6.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_6.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_6.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_6.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_6.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_6.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_6_io_Chan3_out_0_Cmd = \rules_6.io_Chan3_out_0_Cmd ;
  assign rules_6_io_Chan3_out_0_Data = \rules_6.io_Chan3_out_0_Data ;
  assign rules_6_io_Chan3_out_1_Cmd = \rules_6.io_Chan3_out_1_Cmd ;
  assign rules_6_io_Chan3_out_1_Data = \rules_6.io_Chan3_out_1_Data ;
  assign rules_6_io_Chan3_out_2_Cmd = \rules_6.io_Chan3_out_2_Cmd ;
  assign rules_6_io_Chan3_out_2_Data = \rules_6.io_Chan3_out_2_Data ;
  assign rules_6_io_Chan3_out_3_Cmd = \rules_6.io_Chan3_out_3_Cmd ;
  assign rules_6_io_Chan3_out_3_Data = \rules_6.io_Chan3_out_3_Data ;
  assign \rules_6.io_CurCmd_in  = CurCmd_reg;
  assign rules_6_io_CurCmd_out = \rules_6.io_CurCmd_out ;
  assign \rules_6.io_CurPtr_in  = CurPtr_reg;
  assign rules_6_io_CurPtr_out = \rules_6.io_CurPtr_out ;
  assign \rules_6.io_ExGntd_in  = ExGntd_reg;
  assign rules_6_io_ExGntd_out = \rules_6.io_ExGntd_out ;
  assign \rules_6.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_6.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_6.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_6.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_6_io_InvSet_out_0 = \rules_6.io_InvSet_out_0 ;
  assign rules_6_io_InvSet_out_1 = \rules_6.io_InvSet_out_1 ;
  assign rules_6_io_InvSet_out_2 = \rules_6.io_InvSet_out_2 ;
  assign rules_6_io_InvSet_out_3 = \rules_6.io_InvSet_out_3 ;
  assign \rules_6.io_MemData_in  = MemData_reg;
  assign rules_6_io_MemData_out = \rules_6.io_MemData_out ;
  assign \rules_6.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_6.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_6.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_6.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_6_io_ShrSet_out_0 = \rules_6.io_ShrSet_out_0 ;
  assign rules_6_io_ShrSet_out_1 = \rules_6.io_ShrSet_out_1 ;
  assign rules_6_io_ShrSet_out_2 = \rules_6.io_ShrSet_out_2 ;
  assign rules_6_io_ShrSet_out_3 = \rules_6.io_ShrSet_out_3 ;
  assign \rules_6.io_en_r  = rules_6_io_en_r;
  assign \rules_5.io_Cache_out_0_Data  = \rules_5.io_Cache_in_0_Data ;
  assign \rules_5.io_Cache_out_0_State  = \rules_5.io_Cache_in_0_State ;
  assign \rules_5.io_Cache_out_1_Data  = \rules_5.io_Cache_in_1_Data ;
  assign \rules_5.io_Cache_out_1_State  = \rules_5.io_Cache_in_1_State ;
  assign \rules_5.io_Cache_out_2_State  = \rules_5.io_Cache_in_2_State ;
  assign \rules_5.io_Cache_out_3_Data  = \rules_5.io_Cache_in_3_Data ;
  assign \rules_5.io_Cache_out_3_State  = \rules_5.io_Cache_in_3_State ;
  assign \rules_5.io_Chan1_out_0_Cmd  = \rules_5.io_Chan1_in_0_Cmd ;
  assign \rules_5.io_Chan1_out_0_Data  = \rules_5.io_Chan1_in_0_Data ;
  assign \rules_5.io_Chan1_out_1_Cmd  = \rules_5.io_Chan1_in_1_Cmd ;
  assign \rules_5.io_Chan1_out_1_Data  = \rules_5.io_Chan1_in_1_Data ;
  assign \rules_5.io_Chan1_out_2_Cmd  = \rules_5.io_Chan1_in_2_Cmd ;
  assign \rules_5.io_Chan1_out_2_Data  = \rules_5.io_Chan1_in_2_Data ;
  assign \rules_5.io_Chan1_out_3_Cmd  = \rules_5.io_Chan1_in_3_Cmd ;
  assign \rules_5.io_Chan1_out_3_Data  = \rules_5.io_Chan1_in_3_Data ;
  assign \rules_5.io_Chan2_out_0_Cmd  = \rules_5.io_Chan2_in_0_Cmd ;
  assign \rules_5.io_Chan2_out_0_Data  = \rules_5.io_Chan2_in_0_Data ;
  assign \rules_5.io_Chan2_out_1_Cmd  = \rules_5.io_Chan2_in_1_Cmd ;
  assign \rules_5.io_Chan2_out_1_Data  = \rules_5.io_Chan2_in_1_Data ;
  assign \rules_5.io_Chan2_out_2_Cmd  = \rules_5.io_Chan2_in_2_Cmd ;
  assign \rules_5.io_Chan2_out_2_Data  = \rules_5.io_Chan2_in_2_Data ;
  assign \rules_5.io_Chan2_out_3_Cmd  = \rules_5.io_Chan2_in_3_Cmd ;
  assign \rules_5.io_Chan2_out_3_Data  = \rules_5.io_Chan2_in_3_Data ;
  assign \rules_5.io_Chan3_out_0_Cmd  = \rules_5.io_Chan3_in_0_Cmd ;
  assign \rules_5.io_Chan3_out_0_Data  = \rules_5.io_Chan3_in_0_Data ;
  assign \rules_5.io_Chan3_out_1_Cmd  = \rules_5.io_Chan3_in_1_Cmd ;
  assign \rules_5.io_Chan3_out_1_Data  = \rules_5.io_Chan3_in_1_Data ;
  assign \rules_5.io_Chan3_out_2_Cmd  = \rules_5.io_Chan3_in_2_Cmd ;
  assign \rules_5.io_Chan3_out_2_Data  = \rules_5.io_Chan3_in_2_Data ;
  assign \rules_5.io_Chan3_out_3_Cmd  = \rules_5.io_Chan3_in_3_Cmd ;
  assign \rules_5.io_Chan3_out_3_Data  = \rules_5.io_Chan3_in_3_Data ;
  assign \rules_5.io_CurCmd_out  = \rules_5.io_CurCmd_in ;
  assign \rules_5.io_CurPtr_out  = \rules_5.io_CurPtr_in ;
  assign \rules_5.io_ExGntd_out  = \rules_5.io_ExGntd_in ;
  assign \rules_5.io_InvSet_out_0  = \rules_5.io_InvSet_in_0 ;
  assign \rules_5.io_InvSet_out_1  = \rules_5.io_InvSet_in_1 ;
  assign \rules_5.io_InvSet_out_2  = \rules_5.io_InvSet_in_2 ;
  assign \rules_5.io_InvSet_out_3  = \rules_5.io_InvSet_in_3 ;
  assign \rules_5.io_MemData_out  = \rules_5.io_MemData_in ;
  assign \rules_5.io_ShrSet_out_0  = \rules_5.io_ShrSet_in_0 ;
  assign \rules_5.io_ShrSet_out_1  = \rules_5.io_ShrSet_in_1 ;
  assign \rules_5.io_ShrSet_out_2  = \rules_5.io_ShrSet_in_2 ;
  assign \rules_5.io_ShrSet_out_3  = \rules_5.io_ShrSet_in_3 ;
  assign \rules_5.io_AuxData_in  = AuxData_reg;
  assign rules_5_io_AuxData_out = \rules_5.io_AuxData_out ;
  assign \rules_5.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_5.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_5.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_5.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_5.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_5.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_5.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_5.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_5_io_Cache_out_0_Data = \rules_5.io_Cache_out_0_Data ;
  assign rules_5_io_Cache_out_0_State = \rules_5.io_Cache_out_0_State ;
  assign rules_5_io_Cache_out_1_Data = \rules_5.io_Cache_out_1_Data ;
  assign rules_5_io_Cache_out_1_State = \rules_5.io_Cache_out_1_State ;
  assign rules_5_io_Cache_out_2_Data = \rules_5.io_Cache_out_2_Data ;
  assign rules_5_io_Cache_out_2_State = \rules_5.io_Cache_out_2_State ;
  assign rules_5_io_Cache_out_3_Data = \rules_5.io_Cache_out_3_Data ;
  assign rules_5_io_Cache_out_3_State = \rules_5.io_Cache_out_3_State ;
  assign \rules_5.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_5.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_5.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_5.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_5.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_5.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_5.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_5.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_5_io_Chan1_out_0_Cmd = \rules_5.io_Chan1_out_0_Cmd ;
  assign rules_5_io_Chan1_out_0_Data = \rules_5.io_Chan1_out_0_Data ;
  assign rules_5_io_Chan1_out_1_Cmd = \rules_5.io_Chan1_out_1_Cmd ;
  assign rules_5_io_Chan1_out_1_Data = \rules_5.io_Chan1_out_1_Data ;
  assign rules_5_io_Chan1_out_2_Cmd = \rules_5.io_Chan1_out_2_Cmd ;
  assign rules_5_io_Chan1_out_2_Data = \rules_5.io_Chan1_out_2_Data ;
  assign rules_5_io_Chan1_out_3_Cmd = \rules_5.io_Chan1_out_3_Cmd ;
  assign rules_5_io_Chan1_out_3_Data = \rules_5.io_Chan1_out_3_Data ;
  assign \rules_5.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_5.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_5.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_5.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_5.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_5.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_5.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_5.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_5_io_Chan2_out_0_Cmd = \rules_5.io_Chan2_out_0_Cmd ;
  assign rules_5_io_Chan2_out_0_Data = \rules_5.io_Chan2_out_0_Data ;
  assign rules_5_io_Chan2_out_1_Cmd = \rules_5.io_Chan2_out_1_Cmd ;
  assign rules_5_io_Chan2_out_1_Data = \rules_5.io_Chan2_out_1_Data ;
  assign rules_5_io_Chan2_out_2_Cmd = \rules_5.io_Chan2_out_2_Cmd ;
  assign rules_5_io_Chan2_out_2_Data = \rules_5.io_Chan2_out_2_Data ;
  assign rules_5_io_Chan2_out_3_Cmd = \rules_5.io_Chan2_out_3_Cmd ;
  assign rules_5_io_Chan2_out_3_Data = \rules_5.io_Chan2_out_3_Data ;
  assign \rules_5.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_5.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_5.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_5.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_5.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_5.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_5.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_5.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_5_io_Chan3_out_0_Cmd = \rules_5.io_Chan3_out_0_Cmd ;
  assign rules_5_io_Chan3_out_0_Data = \rules_5.io_Chan3_out_0_Data ;
  assign rules_5_io_Chan3_out_1_Cmd = \rules_5.io_Chan3_out_1_Cmd ;
  assign rules_5_io_Chan3_out_1_Data = \rules_5.io_Chan3_out_1_Data ;
  assign rules_5_io_Chan3_out_2_Cmd = \rules_5.io_Chan3_out_2_Cmd ;
  assign rules_5_io_Chan3_out_2_Data = \rules_5.io_Chan3_out_2_Data ;
  assign rules_5_io_Chan3_out_3_Cmd = \rules_5.io_Chan3_out_3_Cmd ;
  assign rules_5_io_Chan3_out_3_Data = \rules_5.io_Chan3_out_3_Data ;
  assign \rules_5.io_CurCmd_in  = CurCmd_reg;
  assign rules_5_io_CurCmd_out = \rules_5.io_CurCmd_out ;
  assign \rules_5.io_CurPtr_in  = CurPtr_reg;
  assign rules_5_io_CurPtr_out = \rules_5.io_CurPtr_out ;
  assign \rules_5.io_ExGntd_in  = ExGntd_reg;
  assign rules_5_io_ExGntd_out = \rules_5.io_ExGntd_out ;
  assign \rules_5.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_5.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_5.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_5.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_5_io_InvSet_out_0 = \rules_5.io_InvSet_out_0 ;
  assign rules_5_io_InvSet_out_1 = \rules_5.io_InvSet_out_1 ;
  assign rules_5_io_InvSet_out_2 = \rules_5.io_InvSet_out_2 ;
  assign rules_5_io_InvSet_out_3 = \rules_5.io_InvSet_out_3 ;
  assign \rules_5.io_MemData_in  = MemData_reg;
  assign rules_5_io_MemData_out = \rules_5.io_MemData_out ;
  assign \rules_5.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_5.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_5.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_5.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_5_io_ShrSet_out_0 = \rules_5.io_ShrSet_out_0 ;
  assign rules_5_io_ShrSet_out_1 = \rules_5.io_ShrSet_out_1 ;
  assign rules_5_io_ShrSet_out_2 = \rules_5.io_ShrSet_out_2 ;
  assign rules_5_io_ShrSet_out_3 = \rules_5.io_ShrSet_out_3 ;
  assign \rules_5.io_en_r  = rules_5_io_en_r;
  assign \rules_40.io_AuxData_out  = \rules_40.io_AuxData_in ;
  assign \rules_40.io_Cache_out_0_Data  = \rules_40.io_Cache_in_0_Data ;
  assign \rules_40.io_Cache_out_0_State  = \rules_40.io_Cache_in_0_State ;
  assign \rules_40.io_Cache_out_1_Data  = \rules_40.io_Cache_in_1_Data ;
  assign \rules_40.io_Cache_out_1_State  = \rules_40.io_Cache_in_1_State ;
  assign \rules_40.io_Cache_out_2_Data  = \rules_40.io_Cache_in_2_Data ;
  assign \rules_40.io_Cache_out_2_State  = \rules_40.io_Cache_in_2_State ;
  assign \rules_40.io_Cache_out_3_Data  = \rules_40.io_Cache_in_3_Data ;
  assign \rules_40.io_Cache_out_3_State  = \rules_40.io_Cache_in_3_State ;
  assign \rules_40.io_Chan1_out_0_Cmd  = \rules_40.io_Chan1_in_0_Cmd ;
  assign \rules_40.io_Chan1_out_0_Data  = \rules_40.io_Chan1_in_0_Data ;
  assign \rules_40.io_Chan1_out_1_Cmd  = \rules_40.io_Chan1_in_1_Cmd ;
  assign \rules_40.io_Chan1_out_1_Data  = \rules_40.io_Chan1_in_1_Data ;
  assign \rules_40.io_Chan1_out_2_Cmd  = \rules_40.io_Chan1_in_2_Cmd ;
  assign \rules_40.io_Chan1_out_2_Data  = \rules_40.io_Chan1_in_2_Data ;
  assign \rules_40.io_Chan1_out_3_Cmd  = \rules_40.io_Chan1_in_3_Cmd ;
  assign \rules_40.io_Chan1_out_3_Data  = \rules_40.io_Chan1_in_3_Data ;
  assign \rules_40.io_Chan2_out_0_Cmd  = \rules_40.io_Chan2_in_0_Cmd ;
  assign \rules_40.io_Chan2_out_0_Data  = \rules_40.io_Chan2_in_0_Data ;
  assign \rules_40.io_Chan2_out_1_Cmd  = \rules_40.io_Chan2_in_1_Cmd ;
  assign \rules_40.io_Chan2_out_1_Data  = \rules_40.io_Chan2_in_1_Data ;
  assign \rules_40.io_Chan2_out_2_Cmd  = \rules_40.io_Chan2_in_2_Cmd ;
  assign \rules_40.io_Chan2_out_2_Data  = \rules_40.io_Chan2_in_2_Data ;
  assign \rules_40.io_Chan2_out_3_Cmd  = \rules_40.io_Chan2_in_3_Cmd ;
  assign \rules_40.io_Chan2_out_3_Data  = \rules_40.io_Chan2_in_3_Data ;
  assign \rules_40.io_Chan3_out_0_Cmd  = \rules_40.io_Chan3_in_0_Cmd ;
  assign \rules_40.io_Chan3_out_0_Data  = \rules_40.io_Chan3_in_0_Data ;
  assign \rules_40.io_Chan3_out_1_Cmd  = \rules_40.io_Chan3_in_1_Cmd ;
  assign \rules_40.io_Chan3_out_1_Data  = \rules_40.io_Chan3_in_1_Data ;
  assign \rules_40.io_Chan3_out_2_Cmd  = \rules_40.io_Chan3_in_2_Cmd ;
  assign \rules_40.io_Chan3_out_2_Data  = \rules_40.io_Chan3_in_2_Data ;
  assign \rules_40.io_Chan3_out_3_Data  = \rules_40.io_Chan3_in_3_Data ;
  assign \rules_40.io_CurCmd_out  = \rules_40.io_CurCmd_in ;
  assign \rules_40.io_CurPtr_out  = \rules_40.io_CurPtr_in ;
  assign \rules_40.io_InvSet_out_0  = \rules_40.io_InvSet_in_0 ;
  assign \rules_40.io_InvSet_out_1  = \rules_40.io_InvSet_in_1 ;
  assign \rules_40.io_InvSet_out_2  = \rules_40.io_InvSet_in_2 ;
  assign \rules_40.io_InvSet_out_3  = \rules_40.io_InvSet_in_3 ;
  assign \rules_40.io_ShrSet_out_0  = \rules_40.io_ShrSet_in_0 ;
  assign \rules_40.io_ShrSet_out_1  = \rules_40.io_ShrSet_in_1 ;
  assign \rules_40.io_ShrSet_out_2  = \rules_40.io_ShrSet_in_2 ;
  assign \rules_40.io_AuxData_in  = AuxData_reg;
  assign rules_40_io_AuxData_out = \rules_40.io_AuxData_out ;
  assign \rules_40.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_40.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_40.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_40.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_40.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_40.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_40.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_40.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_40_io_Cache_out_0_Data = \rules_40.io_Cache_out_0_Data ;
  assign rules_40_io_Cache_out_0_State = \rules_40.io_Cache_out_0_State ;
  assign rules_40_io_Cache_out_1_Data = \rules_40.io_Cache_out_1_Data ;
  assign rules_40_io_Cache_out_1_State = \rules_40.io_Cache_out_1_State ;
  assign rules_40_io_Cache_out_2_Data = \rules_40.io_Cache_out_2_Data ;
  assign rules_40_io_Cache_out_2_State = \rules_40.io_Cache_out_2_State ;
  assign rules_40_io_Cache_out_3_Data = \rules_40.io_Cache_out_3_Data ;
  assign rules_40_io_Cache_out_3_State = \rules_40.io_Cache_out_3_State ;
  assign \rules_40.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_40.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_40.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_40.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_40.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_40.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_40.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_40.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_40_io_Chan1_out_0_Cmd = \rules_40.io_Chan1_out_0_Cmd ;
  assign rules_40_io_Chan1_out_0_Data = \rules_40.io_Chan1_out_0_Data ;
  assign rules_40_io_Chan1_out_1_Cmd = \rules_40.io_Chan1_out_1_Cmd ;
  assign rules_40_io_Chan1_out_1_Data = \rules_40.io_Chan1_out_1_Data ;
  assign rules_40_io_Chan1_out_2_Cmd = \rules_40.io_Chan1_out_2_Cmd ;
  assign rules_40_io_Chan1_out_2_Data = \rules_40.io_Chan1_out_2_Data ;
  assign rules_40_io_Chan1_out_3_Cmd = \rules_40.io_Chan1_out_3_Cmd ;
  assign rules_40_io_Chan1_out_3_Data = \rules_40.io_Chan1_out_3_Data ;
  assign \rules_40.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_40.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_40.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_40.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_40.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_40.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_40.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_40.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_40_io_Chan2_out_0_Cmd = \rules_40.io_Chan2_out_0_Cmd ;
  assign rules_40_io_Chan2_out_0_Data = \rules_40.io_Chan2_out_0_Data ;
  assign rules_40_io_Chan2_out_1_Cmd = \rules_40.io_Chan2_out_1_Cmd ;
  assign rules_40_io_Chan2_out_1_Data = \rules_40.io_Chan2_out_1_Data ;
  assign rules_40_io_Chan2_out_2_Cmd = \rules_40.io_Chan2_out_2_Cmd ;
  assign rules_40_io_Chan2_out_2_Data = \rules_40.io_Chan2_out_2_Data ;
  assign rules_40_io_Chan2_out_3_Cmd = \rules_40.io_Chan2_out_3_Cmd ;
  assign rules_40_io_Chan2_out_3_Data = \rules_40.io_Chan2_out_3_Data ;
  assign \rules_40.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_40.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_40.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_40.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_40.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_40.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_40.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_40.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_40_io_Chan3_out_0_Cmd = \rules_40.io_Chan3_out_0_Cmd ;
  assign rules_40_io_Chan3_out_0_Data = \rules_40.io_Chan3_out_0_Data ;
  assign rules_40_io_Chan3_out_1_Cmd = \rules_40.io_Chan3_out_1_Cmd ;
  assign rules_40_io_Chan3_out_1_Data = \rules_40.io_Chan3_out_1_Data ;
  assign rules_40_io_Chan3_out_2_Cmd = \rules_40.io_Chan3_out_2_Cmd ;
  assign rules_40_io_Chan3_out_2_Data = \rules_40.io_Chan3_out_2_Data ;
  assign rules_40_io_Chan3_out_3_Cmd = \rules_40.io_Chan3_out_3_Cmd ;
  assign rules_40_io_Chan3_out_3_Data = \rules_40.io_Chan3_out_3_Data ;
  assign \rules_40.io_CurCmd_in  = CurCmd_reg;
  assign rules_40_io_CurCmd_out = \rules_40.io_CurCmd_out ;
  assign \rules_40.io_CurPtr_in  = CurPtr_reg;
  assign rules_40_io_CurPtr_out = \rules_40.io_CurPtr_out ;
  assign \rules_40.io_ExGntd_in  = ExGntd_reg;
  assign rules_40_io_ExGntd_out = \rules_40.io_ExGntd_out ;
  assign \rules_40.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_40.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_40.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_40.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_40_io_InvSet_out_0 = \rules_40.io_InvSet_out_0 ;
  assign rules_40_io_InvSet_out_1 = \rules_40.io_InvSet_out_1 ;
  assign rules_40_io_InvSet_out_2 = \rules_40.io_InvSet_out_2 ;
  assign rules_40_io_InvSet_out_3 = \rules_40.io_InvSet_out_3 ;
  assign \rules_40.io_MemData_in  = MemData_reg;
  assign rules_40_io_MemData_out = \rules_40.io_MemData_out ;
  assign \rules_40.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_40.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_40.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_40.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_40_io_ShrSet_out_0 = \rules_40.io_ShrSet_out_0 ;
  assign rules_40_io_ShrSet_out_1 = \rules_40.io_ShrSet_out_1 ;
  assign rules_40_io_ShrSet_out_2 = \rules_40.io_ShrSet_out_2 ;
  assign rules_40_io_ShrSet_out_3 = \rules_40.io_ShrSet_out_3 ;
  assign \rules_40.io_en_r  = rules_40_io_en_r;
  assign \rules_4.io_Cache_out_0_Data  = \rules_4.io_Cache_in_0_Data ;
  assign \rules_4.io_Cache_out_0_State  = \rules_4.io_Cache_in_0_State ;
  assign \rules_4.io_Cache_out_1_Data  = \rules_4.io_Cache_in_1_Data ;
  assign \rules_4.io_Cache_out_1_State  = \rules_4.io_Cache_in_1_State ;
  assign \rules_4.io_Cache_out_2_State  = \rules_4.io_Cache_in_2_State ;
  assign \rules_4.io_Cache_out_3_Data  = \rules_4.io_Cache_in_3_Data ;
  assign \rules_4.io_Cache_out_3_State  = \rules_4.io_Cache_in_3_State ;
  assign \rules_4.io_Chan1_out_0_Cmd  = \rules_4.io_Chan1_in_0_Cmd ;
  assign \rules_4.io_Chan1_out_0_Data  = \rules_4.io_Chan1_in_0_Data ;
  assign \rules_4.io_Chan1_out_1_Cmd  = \rules_4.io_Chan1_in_1_Cmd ;
  assign \rules_4.io_Chan1_out_1_Data  = \rules_4.io_Chan1_in_1_Data ;
  assign \rules_4.io_Chan1_out_2_Cmd  = \rules_4.io_Chan1_in_2_Cmd ;
  assign \rules_4.io_Chan1_out_2_Data  = \rules_4.io_Chan1_in_2_Data ;
  assign \rules_4.io_Chan1_out_3_Cmd  = \rules_4.io_Chan1_in_3_Cmd ;
  assign \rules_4.io_Chan1_out_3_Data  = \rules_4.io_Chan1_in_3_Data ;
  assign \rules_4.io_Chan2_out_0_Cmd  = \rules_4.io_Chan2_in_0_Cmd ;
  assign \rules_4.io_Chan2_out_0_Data  = \rules_4.io_Chan2_in_0_Data ;
  assign \rules_4.io_Chan2_out_1_Cmd  = \rules_4.io_Chan2_in_1_Cmd ;
  assign \rules_4.io_Chan2_out_1_Data  = \rules_4.io_Chan2_in_1_Data ;
  assign \rules_4.io_Chan2_out_2_Cmd  = \rules_4.io_Chan2_in_2_Cmd ;
  assign \rules_4.io_Chan2_out_2_Data  = \rules_4.io_Chan2_in_2_Data ;
  assign \rules_4.io_Chan2_out_3_Cmd  = \rules_4.io_Chan2_in_3_Cmd ;
  assign \rules_4.io_Chan2_out_3_Data  = \rules_4.io_Chan2_in_3_Data ;
  assign \rules_4.io_Chan3_out_0_Cmd  = \rules_4.io_Chan3_in_0_Cmd ;
  assign \rules_4.io_Chan3_out_0_Data  = \rules_4.io_Chan3_in_0_Data ;
  assign \rules_4.io_Chan3_out_1_Cmd  = \rules_4.io_Chan3_in_1_Cmd ;
  assign \rules_4.io_Chan3_out_1_Data  = \rules_4.io_Chan3_in_1_Data ;
  assign \rules_4.io_Chan3_out_2_Cmd  = \rules_4.io_Chan3_in_2_Cmd ;
  assign \rules_4.io_Chan3_out_2_Data  = \rules_4.io_Chan3_in_2_Data ;
  assign \rules_4.io_Chan3_out_3_Cmd  = \rules_4.io_Chan3_in_3_Cmd ;
  assign \rules_4.io_Chan3_out_3_Data  = \rules_4.io_Chan3_in_3_Data ;
  assign \rules_4.io_CurCmd_out  = \rules_4.io_CurCmd_in ;
  assign \rules_4.io_CurPtr_out  = \rules_4.io_CurPtr_in ;
  assign \rules_4.io_ExGntd_out  = \rules_4.io_ExGntd_in ;
  assign \rules_4.io_InvSet_out_0  = \rules_4.io_InvSet_in_0 ;
  assign \rules_4.io_InvSet_out_1  = \rules_4.io_InvSet_in_1 ;
  assign \rules_4.io_InvSet_out_2  = \rules_4.io_InvSet_in_2 ;
  assign \rules_4.io_InvSet_out_3  = \rules_4.io_InvSet_in_3 ;
  assign \rules_4.io_MemData_out  = \rules_4.io_MemData_in ;
  assign \rules_4.io_ShrSet_out_0  = \rules_4.io_ShrSet_in_0 ;
  assign \rules_4.io_ShrSet_out_1  = \rules_4.io_ShrSet_in_1 ;
  assign \rules_4.io_ShrSet_out_2  = \rules_4.io_ShrSet_in_2 ;
  assign \rules_4.io_ShrSet_out_3  = \rules_4.io_ShrSet_in_3 ;
  assign \rules_4.io_AuxData_in  = AuxData_reg;
  assign rules_4_io_AuxData_out = \rules_4.io_AuxData_out ;
  assign \rules_4.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_4.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_4.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_4.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_4.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_4.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_4.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_4.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_4_io_Cache_out_0_Data = \rules_4.io_Cache_out_0_Data ;
  assign rules_4_io_Cache_out_0_State = \rules_4.io_Cache_out_0_State ;
  assign rules_4_io_Cache_out_1_Data = \rules_4.io_Cache_out_1_Data ;
  assign rules_4_io_Cache_out_1_State = \rules_4.io_Cache_out_1_State ;
  assign rules_4_io_Cache_out_2_Data = \rules_4.io_Cache_out_2_Data ;
  assign rules_4_io_Cache_out_2_State = \rules_4.io_Cache_out_2_State ;
  assign rules_4_io_Cache_out_3_Data = \rules_4.io_Cache_out_3_Data ;
  assign rules_4_io_Cache_out_3_State = \rules_4.io_Cache_out_3_State ;
  assign \rules_4.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_4.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_4.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_4.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_4.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_4.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_4.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_4.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_4_io_Chan1_out_0_Cmd = \rules_4.io_Chan1_out_0_Cmd ;
  assign rules_4_io_Chan1_out_0_Data = \rules_4.io_Chan1_out_0_Data ;
  assign rules_4_io_Chan1_out_1_Cmd = \rules_4.io_Chan1_out_1_Cmd ;
  assign rules_4_io_Chan1_out_1_Data = \rules_4.io_Chan1_out_1_Data ;
  assign rules_4_io_Chan1_out_2_Cmd = \rules_4.io_Chan1_out_2_Cmd ;
  assign rules_4_io_Chan1_out_2_Data = \rules_4.io_Chan1_out_2_Data ;
  assign rules_4_io_Chan1_out_3_Cmd = \rules_4.io_Chan1_out_3_Cmd ;
  assign rules_4_io_Chan1_out_3_Data = \rules_4.io_Chan1_out_3_Data ;
  assign \rules_4.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_4.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_4.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_4.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_4.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_4.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_4.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_4.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_4_io_Chan2_out_0_Cmd = \rules_4.io_Chan2_out_0_Cmd ;
  assign rules_4_io_Chan2_out_0_Data = \rules_4.io_Chan2_out_0_Data ;
  assign rules_4_io_Chan2_out_1_Cmd = \rules_4.io_Chan2_out_1_Cmd ;
  assign rules_4_io_Chan2_out_1_Data = \rules_4.io_Chan2_out_1_Data ;
  assign rules_4_io_Chan2_out_2_Cmd = \rules_4.io_Chan2_out_2_Cmd ;
  assign rules_4_io_Chan2_out_2_Data = \rules_4.io_Chan2_out_2_Data ;
  assign rules_4_io_Chan2_out_3_Cmd = \rules_4.io_Chan2_out_3_Cmd ;
  assign rules_4_io_Chan2_out_3_Data = \rules_4.io_Chan2_out_3_Data ;
  assign \rules_4.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_4.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_4.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_4.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_4.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_4.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_4.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_4.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_4_io_Chan3_out_0_Cmd = \rules_4.io_Chan3_out_0_Cmd ;
  assign rules_4_io_Chan3_out_0_Data = \rules_4.io_Chan3_out_0_Data ;
  assign rules_4_io_Chan3_out_1_Cmd = \rules_4.io_Chan3_out_1_Cmd ;
  assign rules_4_io_Chan3_out_1_Data = \rules_4.io_Chan3_out_1_Data ;
  assign rules_4_io_Chan3_out_2_Cmd = \rules_4.io_Chan3_out_2_Cmd ;
  assign rules_4_io_Chan3_out_2_Data = \rules_4.io_Chan3_out_2_Data ;
  assign rules_4_io_Chan3_out_3_Cmd = \rules_4.io_Chan3_out_3_Cmd ;
  assign rules_4_io_Chan3_out_3_Data = \rules_4.io_Chan3_out_3_Data ;
  assign \rules_4.io_CurCmd_in  = CurCmd_reg;
  assign rules_4_io_CurCmd_out = \rules_4.io_CurCmd_out ;
  assign \rules_4.io_CurPtr_in  = CurPtr_reg;
  assign rules_4_io_CurPtr_out = \rules_4.io_CurPtr_out ;
  assign \rules_4.io_ExGntd_in  = ExGntd_reg;
  assign rules_4_io_ExGntd_out = \rules_4.io_ExGntd_out ;
  assign \rules_4.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_4.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_4.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_4.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_4_io_InvSet_out_0 = \rules_4.io_InvSet_out_0 ;
  assign rules_4_io_InvSet_out_1 = \rules_4.io_InvSet_out_1 ;
  assign rules_4_io_InvSet_out_2 = \rules_4.io_InvSet_out_2 ;
  assign rules_4_io_InvSet_out_3 = \rules_4.io_InvSet_out_3 ;
  assign \rules_4.io_MemData_in  = MemData_reg;
  assign rules_4_io_MemData_out = \rules_4.io_MemData_out ;
  assign \rules_4.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_4.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_4.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_4.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_4_io_ShrSet_out_0 = \rules_4.io_ShrSet_out_0 ;
  assign rules_4_io_ShrSet_out_1 = \rules_4.io_ShrSet_out_1 ;
  assign rules_4_io_ShrSet_out_2 = \rules_4.io_ShrSet_out_2 ;
  assign rules_4_io_ShrSet_out_3 = \rules_4.io_ShrSet_out_3 ;
  assign \rules_4.io_en_r  = rules_4_io_en_r;
  assign \rules_39.io_AuxData_out  = \rules_39.io_AuxData_in ;
  assign \rules_39.io_Cache_out_0_Data  = \rules_39.io_Cache_in_0_Data ;
  assign \rules_39.io_Cache_out_0_State  = \rules_39.io_Cache_in_0_State ;
  assign \rules_39.io_Cache_out_1_Data  = \rules_39.io_Cache_in_1_Data ;
  assign \rules_39.io_Cache_out_1_State  = \rules_39.io_Cache_in_1_State ;
  assign \rules_39.io_Cache_out_2_Data  = \rules_39.io_Cache_in_2_Data ;
  assign \rules_39.io_Cache_out_2_State  = \rules_39.io_Cache_in_2_State ;
  assign \rules_39.io_Cache_out_3_Data  = \rules_39.io_Cache_in_3_Data ;
  assign \rules_39.io_Cache_out_3_State  = \rules_39.io_Cache_in_3_State ;
  assign \rules_39.io_Chan1_out_0_Cmd  = \rules_39.io_Chan1_in_0_Cmd ;
  assign \rules_39.io_Chan1_out_0_Data  = \rules_39.io_Chan1_in_0_Data ;
  assign \rules_39.io_Chan1_out_1_Cmd  = \rules_39.io_Chan1_in_1_Cmd ;
  assign \rules_39.io_Chan1_out_1_Data  = \rules_39.io_Chan1_in_1_Data ;
  assign \rules_39.io_Chan1_out_2_Cmd  = \rules_39.io_Chan1_in_2_Cmd ;
  assign \rules_39.io_Chan1_out_2_Data  = \rules_39.io_Chan1_in_2_Data ;
  assign \rules_39.io_Chan1_out_3_Cmd  = \rules_39.io_Chan1_in_3_Cmd ;
  assign \rules_39.io_Chan1_out_3_Data  = \rules_39.io_Chan1_in_3_Data ;
  assign \rules_39.io_Chan2_out_0_Cmd  = \rules_39.io_Chan2_in_0_Cmd ;
  assign \rules_39.io_Chan2_out_0_Data  = \rules_39.io_Chan2_in_0_Data ;
  assign \rules_39.io_Chan2_out_1_Cmd  = \rules_39.io_Chan2_in_1_Cmd ;
  assign \rules_39.io_Chan2_out_1_Data  = \rules_39.io_Chan2_in_1_Data ;
  assign \rules_39.io_Chan2_out_2_Cmd  = \rules_39.io_Chan2_in_2_Cmd ;
  assign \rules_39.io_Chan2_out_2_Data  = \rules_39.io_Chan2_in_2_Data ;
  assign \rules_39.io_Chan2_out_3_Cmd  = \rules_39.io_Chan2_in_3_Cmd ;
  assign \rules_39.io_Chan2_out_3_Data  = \rules_39.io_Chan2_in_3_Data ;
  assign \rules_39.io_Chan3_out_0_Cmd  = \rules_39.io_Chan3_in_0_Cmd ;
  assign \rules_39.io_Chan3_out_0_Data  = \rules_39.io_Chan3_in_0_Data ;
  assign \rules_39.io_Chan3_out_1_Cmd  = \rules_39.io_Chan3_in_1_Cmd ;
  assign \rules_39.io_Chan3_out_1_Data  = \rules_39.io_Chan3_in_1_Data ;
  assign \rules_39.io_Chan3_out_2_Data  = \rules_39.io_Chan3_in_2_Data ;
  assign \rules_39.io_Chan3_out_3_Cmd  = \rules_39.io_Chan3_in_3_Cmd ;
  assign \rules_39.io_Chan3_out_3_Data  = \rules_39.io_Chan3_in_3_Data ;
  assign \rules_39.io_CurCmd_out  = \rules_39.io_CurCmd_in ;
  assign \rules_39.io_CurPtr_out  = \rules_39.io_CurPtr_in ;
  assign \rules_39.io_InvSet_out_0  = \rules_39.io_InvSet_in_0 ;
  assign \rules_39.io_InvSet_out_1  = \rules_39.io_InvSet_in_1 ;
  assign \rules_39.io_InvSet_out_2  = \rules_39.io_InvSet_in_2 ;
  assign \rules_39.io_InvSet_out_3  = \rules_39.io_InvSet_in_3 ;
  assign \rules_39.io_ShrSet_out_0  = \rules_39.io_ShrSet_in_0 ;
  assign \rules_39.io_ShrSet_out_1  = \rules_39.io_ShrSet_in_1 ;
  assign \rules_39.io_ShrSet_out_3  = \rules_39.io_ShrSet_in_3 ;
  assign \rules_39.io_AuxData_in  = AuxData_reg;
  assign rules_39_io_AuxData_out = \rules_39.io_AuxData_out ;
  assign \rules_39.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_39.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_39.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_39.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_39.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_39.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_39.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_39.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_39_io_Cache_out_0_Data = \rules_39.io_Cache_out_0_Data ;
  assign rules_39_io_Cache_out_0_State = \rules_39.io_Cache_out_0_State ;
  assign rules_39_io_Cache_out_1_Data = \rules_39.io_Cache_out_1_Data ;
  assign rules_39_io_Cache_out_1_State = \rules_39.io_Cache_out_1_State ;
  assign rules_39_io_Cache_out_2_Data = \rules_39.io_Cache_out_2_Data ;
  assign rules_39_io_Cache_out_2_State = \rules_39.io_Cache_out_2_State ;
  assign rules_39_io_Cache_out_3_Data = \rules_39.io_Cache_out_3_Data ;
  assign rules_39_io_Cache_out_3_State = \rules_39.io_Cache_out_3_State ;
  assign \rules_39.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_39.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_39.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_39.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_39.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_39.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_39.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_39.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_39_io_Chan1_out_0_Cmd = \rules_39.io_Chan1_out_0_Cmd ;
  assign rules_39_io_Chan1_out_0_Data = \rules_39.io_Chan1_out_0_Data ;
  assign rules_39_io_Chan1_out_1_Cmd = \rules_39.io_Chan1_out_1_Cmd ;
  assign rules_39_io_Chan1_out_1_Data = \rules_39.io_Chan1_out_1_Data ;
  assign rules_39_io_Chan1_out_2_Cmd = \rules_39.io_Chan1_out_2_Cmd ;
  assign rules_39_io_Chan1_out_2_Data = \rules_39.io_Chan1_out_2_Data ;
  assign rules_39_io_Chan1_out_3_Cmd = \rules_39.io_Chan1_out_3_Cmd ;
  assign rules_39_io_Chan1_out_3_Data = \rules_39.io_Chan1_out_3_Data ;
  assign \rules_39.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_39.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_39.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_39.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_39.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_39.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_39.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_39.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_39_io_Chan2_out_0_Cmd = \rules_39.io_Chan2_out_0_Cmd ;
  assign rules_39_io_Chan2_out_0_Data = \rules_39.io_Chan2_out_0_Data ;
  assign rules_39_io_Chan2_out_1_Cmd = \rules_39.io_Chan2_out_1_Cmd ;
  assign rules_39_io_Chan2_out_1_Data = \rules_39.io_Chan2_out_1_Data ;
  assign rules_39_io_Chan2_out_2_Cmd = \rules_39.io_Chan2_out_2_Cmd ;
  assign rules_39_io_Chan2_out_2_Data = \rules_39.io_Chan2_out_2_Data ;
  assign rules_39_io_Chan2_out_3_Cmd = \rules_39.io_Chan2_out_3_Cmd ;
  assign rules_39_io_Chan2_out_3_Data = \rules_39.io_Chan2_out_3_Data ;
  assign \rules_39.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_39.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_39.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_39.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_39.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_39.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_39.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_39.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_39_io_Chan3_out_0_Cmd = \rules_39.io_Chan3_out_0_Cmd ;
  assign rules_39_io_Chan3_out_0_Data = \rules_39.io_Chan3_out_0_Data ;
  assign rules_39_io_Chan3_out_1_Cmd = \rules_39.io_Chan3_out_1_Cmd ;
  assign rules_39_io_Chan3_out_1_Data = \rules_39.io_Chan3_out_1_Data ;
  assign rules_39_io_Chan3_out_2_Cmd = \rules_39.io_Chan3_out_2_Cmd ;
  assign rules_39_io_Chan3_out_2_Data = \rules_39.io_Chan3_out_2_Data ;
  assign rules_39_io_Chan3_out_3_Cmd = \rules_39.io_Chan3_out_3_Cmd ;
  assign rules_39_io_Chan3_out_3_Data = \rules_39.io_Chan3_out_3_Data ;
  assign \rules_39.io_CurCmd_in  = CurCmd_reg;
  assign rules_39_io_CurCmd_out = \rules_39.io_CurCmd_out ;
  assign \rules_39.io_CurPtr_in  = CurPtr_reg;
  assign rules_39_io_CurPtr_out = \rules_39.io_CurPtr_out ;
  assign \rules_39.io_ExGntd_in  = ExGntd_reg;
  assign rules_39_io_ExGntd_out = \rules_39.io_ExGntd_out ;
  assign \rules_39.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_39.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_39.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_39.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_39_io_InvSet_out_0 = \rules_39.io_InvSet_out_0 ;
  assign rules_39_io_InvSet_out_1 = \rules_39.io_InvSet_out_1 ;
  assign rules_39_io_InvSet_out_2 = \rules_39.io_InvSet_out_2 ;
  assign rules_39_io_InvSet_out_3 = \rules_39.io_InvSet_out_3 ;
  assign \rules_39.io_MemData_in  = MemData_reg;
  assign rules_39_io_MemData_out = \rules_39.io_MemData_out ;
  assign \rules_39.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_39.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_39.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_39.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_39_io_ShrSet_out_0 = \rules_39.io_ShrSet_out_0 ;
  assign rules_39_io_ShrSet_out_1 = \rules_39.io_ShrSet_out_1 ;
  assign rules_39_io_ShrSet_out_2 = \rules_39.io_ShrSet_out_2 ;
  assign rules_39_io_ShrSet_out_3 = \rules_39.io_ShrSet_out_3 ;
  assign \rules_39.io_en_r  = rules_39_io_en_r;
  assign \rules_38.io_AuxData_out  = \rules_38.io_AuxData_in ;
  assign \rules_38.io_Cache_out_0_Data  = \rules_38.io_Cache_in_0_Data ;
  assign \rules_38.io_Cache_out_0_State  = \rules_38.io_Cache_in_0_State ;
  assign \rules_38.io_Cache_out_1_Data  = \rules_38.io_Cache_in_1_Data ;
  assign \rules_38.io_Cache_out_1_State  = \rules_38.io_Cache_in_1_State ;
  assign \rules_38.io_Cache_out_2_Data  = \rules_38.io_Cache_in_2_Data ;
  assign \rules_38.io_Cache_out_2_State  = \rules_38.io_Cache_in_2_State ;
  assign \rules_38.io_Cache_out_3_Data  = \rules_38.io_Cache_in_3_Data ;
  assign \rules_38.io_Cache_out_3_State  = \rules_38.io_Cache_in_3_State ;
  assign \rules_38.io_Chan1_out_0_Cmd  = \rules_38.io_Chan1_in_0_Cmd ;
  assign \rules_38.io_Chan1_out_0_Data  = \rules_38.io_Chan1_in_0_Data ;
  assign \rules_38.io_Chan1_out_1_Cmd  = \rules_38.io_Chan1_in_1_Cmd ;
  assign \rules_38.io_Chan1_out_1_Data  = \rules_38.io_Chan1_in_1_Data ;
  assign \rules_38.io_Chan1_out_2_Cmd  = \rules_38.io_Chan1_in_2_Cmd ;
  assign \rules_38.io_Chan1_out_2_Data  = \rules_38.io_Chan1_in_2_Data ;
  assign \rules_38.io_Chan1_out_3_Cmd  = \rules_38.io_Chan1_in_3_Cmd ;
  assign \rules_38.io_Chan1_out_3_Data  = \rules_38.io_Chan1_in_3_Data ;
  assign \rules_38.io_Chan2_out_0_Cmd  = \rules_38.io_Chan2_in_0_Cmd ;
  assign \rules_38.io_Chan2_out_0_Data  = \rules_38.io_Chan2_in_0_Data ;
  assign \rules_38.io_Chan2_out_1_Cmd  = \rules_38.io_Chan2_in_1_Cmd ;
  assign \rules_38.io_Chan2_out_1_Data  = \rules_38.io_Chan2_in_1_Data ;
  assign \rules_38.io_Chan2_out_2_Cmd  = \rules_38.io_Chan2_in_2_Cmd ;
  assign \rules_38.io_Chan2_out_2_Data  = \rules_38.io_Chan2_in_2_Data ;
  assign \rules_38.io_Chan2_out_3_Cmd  = \rules_38.io_Chan2_in_3_Cmd ;
  assign \rules_38.io_Chan2_out_3_Data  = \rules_38.io_Chan2_in_3_Data ;
  assign \rules_38.io_Chan3_out_0_Cmd  = \rules_38.io_Chan3_in_0_Cmd ;
  assign \rules_38.io_Chan3_out_0_Data  = \rules_38.io_Chan3_in_0_Data ;
  assign \rules_38.io_Chan3_out_1_Data  = \rules_38.io_Chan3_in_1_Data ;
  assign \rules_38.io_Chan3_out_2_Cmd  = \rules_38.io_Chan3_in_2_Cmd ;
  assign \rules_38.io_Chan3_out_2_Data  = \rules_38.io_Chan3_in_2_Data ;
  assign \rules_38.io_Chan3_out_3_Cmd  = \rules_38.io_Chan3_in_3_Cmd ;
  assign \rules_38.io_Chan3_out_3_Data  = \rules_38.io_Chan3_in_3_Data ;
  assign \rules_38.io_CurCmd_out  = \rules_38.io_CurCmd_in ;
  assign \rules_38.io_CurPtr_out  = \rules_38.io_CurPtr_in ;
  assign \rules_38.io_InvSet_out_0  = \rules_38.io_InvSet_in_0 ;
  assign \rules_38.io_InvSet_out_1  = \rules_38.io_InvSet_in_1 ;
  assign \rules_38.io_InvSet_out_2  = \rules_38.io_InvSet_in_2 ;
  assign \rules_38.io_InvSet_out_3  = \rules_38.io_InvSet_in_3 ;
  assign \rules_38.io_ShrSet_out_0  = \rules_38.io_ShrSet_in_0 ;
  assign \rules_38.io_ShrSet_out_2  = \rules_38.io_ShrSet_in_2 ;
  assign \rules_38.io_ShrSet_out_3  = \rules_38.io_ShrSet_in_3 ;
  assign \rules_38.io_AuxData_in  = AuxData_reg;
  assign rules_38_io_AuxData_out = \rules_38.io_AuxData_out ;
  assign \rules_38.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_38.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_38.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_38.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_38.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_38.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_38.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_38.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_38_io_Cache_out_0_Data = \rules_38.io_Cache_out_0_Data ;
  assign rules_38_io_Cache_out_0_State = \rules_38.io_Cache_out_0_State ;
  assign rules_38_io_Cache_out_1_Data = \rules_38.io_Cache_out_1_Data ;
  assign rules_38_io_Cache_out_1_State = \rules_38.io_Cache_out_1_State ;
  assign rules_38_io_Cache_out_2_Data = \rules_38.io_Cache_out_2_Data ;
  assign rules_38_io_Cache_out_2_State = \rules_38.io_Cache_out_2_State ;
  assign rules_38_io_Cache_out_3_Data = \rules_38.io_Cache_out_3_Data ;
  assign rules_38_io_Cache_out_3_State = \rules_38.io_Cache_out_3_State ;
  assign \rules_38.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_38.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_38.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_38.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_38.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_38.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_38.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_38.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_38_io_Chan1_out_0_Cmd = \rules_38.io_Chan1_out_0_Cmd ;
  assign rules_38_io_Chan1_out_0_Data = \rules_38.io_Chan1_out_0_Data ;
  assign rules_38_io_Chan1_out_1_Cmd = \rules_38.io_Chan1_out_1_Cmd ;
  assign rules_38_io_Chan1_out_1_Data = \rules_38.io_Chan1_out_1_Data ;
  assign rules_38_io_Chan1_out_2_Cmd = \rules_38.io_Chan1_out_2_Cmd ;
  assign rules_38_io_Chan1_out_2_Data = \rules_38.io_Chan1_out_2_Data ;
  assign rules_38_io_Chan1_out_3_Cmd = \rules_38.io_Chan1_out_3_Cmd ;
  assign rules_38_io_Chan1_out_3_Data = \rules_38.io_Chan1_out_3_Data ;
  assign \rules_38.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_38.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_38.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_38.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_38.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_38.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_38.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_38.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_38_io_Chan2_out_0_Cmd = \rules_38.io_Chan2_out_0_Cmd ;
  assign rules_38_io_Chan2_out_0_Data = \rules_38.io_Chan2_out_0_Data ;
  assign rules_38_io_Chan2_out_1_Cmd = \rules_38.io_Chan2_out_1_Cmd ;
  assign rules_38_io_Chan2_out_1_Data = \rules_38.io_Chan2_out_1_Data ;
  assign rules_38_io_Chan2_out_2_Cmd = \rules_38.io_Chan2_out_2_Cmd ;
  assign rules_38_io_Chan2_out_2_Data = \rules_38.io_Chan2_out_2_Data ;
  assign rules_38_io_Chan2_out_3_Cmd = \rules_38.io_Chan2_out_3_Cmd ;
  assign rules_38_io_Chan2_out_3_Data = \rules_38.io_Chan2_out_3_Data ;
  assign \rules_38.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_38.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_38.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_38.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_38.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_38.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_38.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_38.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_38_io_Chan3_out_0_Cmd = \rules_38.io_Chan3_out_0_Cmd ;
  assign rules_38_io_Chan3_out_0_Data = \rules_38.io_Chan3_out_0_Data ;
  assign rules_38_io_Chan3_out_1_Cmd = \rules_38.io_Chan3_out_1_Cmd ;
  assign rules_38_io_Chan3_out_1_Data = \rules_38.io_Chan3_out_1_Data ;
  assign rules_38_io_Chan3_out_2_Cmd = \rules_38.io_Chan3_out_2_Cmd ;
  assign rules_38_io_Chan3_out_2_Data = \rules_38.io_Chan3_out_2_Data ;
  assign rules_38_io_Chan3_out_3_Cmd = \rules_38.io_Chan3_out_3_Cmd ;
  assign rules_38_io_Chan3_out_3_Data = \rules_38.io_Chan3_out_3_Data ;
  assign \rules_38.io_CurCmd_in  = CurCmd_reg;
  assign rules_38_io_CurCmd_out = \rules_38.io_CurCmd_out ;
  assign \rules_38.io_CurPtr_in  = CurPtr_reg;
  assign rules_38_io_CurPtr_out = \rules_38.io_CurPtr_out ;
  assign \rules_38.io_ExGntd_in  = ExGntd_reg;
  assign rules_38_io_ExGntd_out = \rules_38.io_ExGntd_out ;
  assign \rules_38.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_38.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_38.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_38.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_38_io_InvSet_out_0 = \rules_38.io_InvSet_out_0 ;
  assign rules_38_io_InvSet_out_1 = \rules_38.io_InvSet_out_1 ;
  assign rules_38_io_InvSet_out_2 = \rules_38.io_InvSet_out_2 ;
  assign rules_38_io_InvSet_out_3 = \rules_38.io_InvSet_out_3 ;
  assign \rules_38.io_MemData_in  = MemData_reg;
  assign rules_38_io_MemData_out = \rules_38.io_MemData_out ;
  assign \rules_38.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_38.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_38.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_38.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_38_io_ShrSet_out_0 = \rules_38.io_ShrSet_out_0 ;
  assign rules_38_io_ShrSet_out_1 = \rules_38.io_ShrSet_out_1 ;
  assign rules_38_io_ShrSet_out_2 = \rules_38.io_ShrSet_out_2 ;
  assign rules_38_io_ShrSet_out_3 = \rules_38.io_ShrSet_out_3 ;
  assign \rules_38.io_en_r  = rules_38_io_en_r;
  assign \rules_37.io_AuxData_out  = \rules_37.io_AuxData_in ;
  assign \rules_37.io_Cache_out_0_Data  = \rules_37.io_Cache_in_0_Data ;
  assign \rules_37.io_Cache_out_0_State  = \rules_37.io_Cache_in_0_State ;
  assign \rules_37.io_Cache_out_1_Data  = \rules_37.io_Cache_in_1_Data ;
  assign \rules_37.io_Cache_out_1_State  = \rules_37.io_Cache_in_1_State ;
  assign \rules_37.io_Cache_out_2_Data  = \rules_37.io_Cache_in_2_Data ;
  assign \rules_37.io_Cache_out_2_State  = \rules_37.io_Cache_in_2_State ;
  assign \rules_37.io_Cache_out_3_Data  = \rules_37.io_Cache_in_3_Data ;
  assign \rules_37.io_Chan1_out_0_Cmd  = \rules_37.io_Chan1_in_0_Cmd ;
  assign \rules_37.io_Chan1_out_0_Data  = \rules_37.io_Chan1_in_0_Data ;
  assign \rules_37.io_Chan1_out_1_Cmd  = \rules_37.io_Chan1_in_1_Cmd ;
  assign \rules_37.io_Chan1_out_1_Data  = \rules_37.io_Chan1_in_1_Data ;
  assign \rules_37.io_Chan1_out_2_Cmd  = \rules_37.io_Chan1_in_2_Cmd ;
  assign \rules_37.io_Chan1_out_2_Data  = \rules_37.io_Chan1_in_2_Data ;
  assign \rules_37.io_Chan1_out_3_Cmd  = \rules_37.io_Chan1_in_3_Cmd ;
  assign \rules_37.io_Chan1_out_3_Data  = \rules_37.io_Chan1_in_3_Data ;
  assign \rules_37.io_Chan2_out_0_Cmd  = \rules_37.io_Chan2_in_0_Cmd ;
  assign \rules_37.io_Chan2_out_0_Data  = \rules_37.io_Chan2_in_0_Data ;
  assign \rules_37.io_Chan2_out_1_Cmd  = \rules_37.io_Chan2_in_1_Cmd ;
  assign \rules_37.io_Chan2_out_1_Data  = \rules_37.io_Chan2_in_1_Data ;
  assign \rules_37.io_Chan2_out_2_Cmd  = \rules_37.io_Chan2_in_2_Cmd ;
  assign \rules_37.io_Chan2_out_2_Data  = \rules_37.io_Chan2_in_2_Data ;
  assign \rules_37.io_Chan2_out_3_Data  = \rules_37.io_Chan2_in_3_Data ;
  assign \rules_37.io_Chan3_out_0_Cmd  = \rules_37.io_Chan3_in_0_Cmd ;
  assign \rules_37.io_Chan3_out_0_Data  = \rules_37.io_Chan3_in_0_Data ;
  assign \rules_37.io_Chan3_out_1_Cmd  = \rules_37.io_Chan3_in_1_Cmd ;
  assign \rules_37.io_Chan3_out_1_Data  = \rules_37.io_Chan3_in_1_Data ;
  assign \rules_37.io_Chan3_out_2_Cmd  = \rules_37.io_Chan3_in_2_Cmd ;
  assign \rules_37.io_Chan3_out_2_Data  = \rules_37.io_Chan3_in_2_Data ;
  assign \rules_37.io_CurCmd_out  = \rules_37.io_CurCmd_in ;
  assign \rules_37.io_CurPtr_out  = \rules_37.io_CurPtr_in ;
  assign \rules_37.io_ExGntd_out  = \rules_37.io_ExGntd_in ;
  assign \rules_37.io_InvSet_out_0  = \rules_37.io_InvSet_in_0 ;
  assign \rules_37.io_InvSet_out_1  = \rules_37.io_InvSet_in_1 ;
  assign \rules_37.io_InvSet_out_2  = \rules_37.io_InvSet_in_2 ;
  assign \rules_37.io_InvSet_out_3  = \rules_37.io_InvSet_in_3 ;
  assign \rules_37.io_MemData_out  = \rules_37.io_MemData_in ;
  assign \rules_37.io_ShrSet_out_0  = \rules_37.io_ShrSet_in_0 ;
  assign \rules_37.io_ShrSet_out_1  = \rules_37.io_ShrSet_in_1 ;
  assign \rules_37.io_ShrSet_out_2  = \rules_37.io_ShrSet_in_2 ;
  assign \rules_37.io_ShrSet_out_3  = \rules_37.io_ShrSet_in_3 ;
  assign \rules_37.io_AuxData_in  = AuxData_reg;
  assign rules_37_io_AuxData_out = \rules_37.io_AuxData_out ;
  assign \rules_37.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_37.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_37.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_37.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_37.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_37.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_37.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_37.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_37_io_Cache_out_0_Data = \rules_37.io_Cache_out_0_Data ;
  assign rules_37_io_Cache_out_0_State = \rules_37.io_Cache_out_0_State ;
  assign rules_37_io_Cache_out_1_Data = \rules_37.io_Cache_out_1_Data ;
  assign rules_37_io_Cache_out_1_State = \rules_37.io_Cache_out_1_State ;
  assign rules_37_io_Cache_out_2_Data = \rules_37.io_Cache_out_2_Data ;
  assign rules_37_io_Cache_out_2_State = \rules_37.io_Cache_out_2_State ;
  assign rules_37_io_Cache_out_3_Data = \rules_37.io_Cache_out_3_Data ;
  assign rules_37_io_Cache_out_3_State = \rules_37.io_Cache_out_3_State ;
  assign \rules_37.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_37.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_37.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_37.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_37.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_37.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_37.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_37.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_37_io_Chan1_out_0_Cmd = \rules_37.io_Chan1_out_0_Cmd ;
  assign rules_37_io_Chan1_out_0_Data = \rules_37.io_Chan1_out_0_Data ;
  assign rules_37_io_Chan1_out_1_Cmd = \rules_37.io_Chan1_out_1_Cmd ;
  assign rules_37_io_Chan1_out_1_Data = \rules_37.io_Chan1_out_1_Data ;
  assign rules_37_io_Chan1_out_2_Cmd = \rules_37.io_Chan1_out_2_Cmd ;
  assign rules_37_io_Chan1_out_2_Data = \rules_37.io_Chan1_out_2_Data ;
  assign rules_37_io_Chan1_out_3_Cmd = \rules_37.io_Chan1_out_3_Cmd ;
  assign rules_37_io_Chan1_out_3_Data = \rules_37.io_Chan1_out_3_Data ;
  assign \rules_37.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_37.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_37.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_37.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_37.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_37.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_37.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_37.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_37_io_Chan2_out_0_Cmd = \rules_37.io_Chan2_out_0_Cmd ;
  assign rules_37_io_Chan2_out_0_Data = \rules_37.io_Chan2_out_0_Data ;
  assign rules_37_io_Chan2_out_1_Cmd = \rules_37.io_Chan2_out_1_Cmd ;
  assign rules_37_io_Chan2_out_1_Data = \rules_37.io_Chan2_out_1_Data ;
  assign rules_37_io_Chan2_out_2_Cmd = \rules_37.io_Chan2_out_2_Cmd ;
  assign rules_37_io_Chan2_out_2_Data = \rules_37.io_Chan2_out_2_Data ;
  assign rules_37_io_Chan2_out_3_Cmd = \rules_37.io_Chan2_out_3_Cmd ;
  assign rules_37_io_Chan2_out_3_Data = \rules_37.io_Chan2_out_3_Data ;
  assign \rules_37.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_37.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_37.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_37.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_37.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_37.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_37.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_37.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_37_io_Chan3_out_0_Cmd = \rules_37.io_Chan3_out_0_Cmd ;
  assign rules_37_io_Chan3_out_0_Data = \rules_37.io_Chan3_out_0_Data ;
  assign rules_37_io_Chan3_out_1_Cmd = \rules_37.io_Chan3_out_1_Cmd ;
  assign rules_37_io_Chan3_out_1_Data = \rules_37.io_Chan3_out_1_Data ;
  assign rules_37_io_Chan3_out_2_Cmd = \rules_37.io_Chan3_out_2_Cmd ;
  assign rules_37_io_Chan3_out_2_Data = \rules_37.io_Chan3_out_2_Data ;
  assign rules_37_io_Chan3_out_3_Cmd = \rules_37.io_Chan3_out_3_Cmd ;
  assign rules_37_io_Chan3_out_3_Data = \rules_37.io_Chan3_out_3_Data ;
  assign \rules_37.io_CurCmd_in  = CurCmd_reg;
  assign rules_37_io_CurCmd_out = \rules_37.io_CurCmd_out ;
  assign \rules_37.io_CurPtr_in  = CurPtr_reg;
  assign rules_37_io_CurPtr_out = \rules_37.io_CurPtr_out ;
  assign \rules_37.io_ExGntd_in  = ExGntd_reg;
  assign rules_37_io_ExGntd_out = \rules_37.io_ExGntd_out ;
  assign \rules_37.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_37.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_37.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_37.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_37_io_InvSet_out_0 = \rules_37.io_InvSet_out_0 ;
  assign rules_37_io_InvSet_out_1 = \rules_37.io_InvSet_out_1 ;
  assign rules_37_io_InvSet_out_2 = \rules_37.io_InvSet_out_2 ;
  assign rules_37_io_InvSet_out_3 = \rules_37.io_InvSet_out_3 ;
  assign \rules_37.io_MemData_in  = MemData_reg;
  assign rules_37_io_MemData_out = \rules_37.io_MemData_out ;
  assign \rules_37.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_37.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_37.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_37.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_37_io_ShrSet_out_0 = \rules_37.io_ShrSet_out_0 ;
  assign rules_37_io_ShrSet_out_1 = \rules_37.io_ShrSet_out_1 ;
  assign rules_37_io_ShrSet_out_2 = \rules_37.io_ShrSet_out_2 ;
  assign rules_37_io_ShrSet_out_3 = \rules_37.io_ShrSet_out_3 ;
  assign \rules_37.io_en_r  = rules_37_io_en_r;
  assign \rules_36.io_AuxData_out  = \rules_36.io_AuxData_in ;
  assign \rules_36.io_Cache_out_0_Data  = \rules_36.io_Cache_in_0_Data ;
  assign \rules_36.io_Cache_out_0_State  = \rules_36.io_Cache_in_0_State ;
  assign \rules_36.io_Cache_out_1_Data  = \rules_36.io_Cache_in_1_Data ;
  assign \rules_36.io_Cache_out_1_State  = \rules_36.io_Cache_in_1_State ;
  assign \rules_36.io_Cache_out_2_Data  = \rules_36.io_Cache_in_2_Data ;
  assign \rules_36.io_Cache_out_3_Data  = \rules_36.io_Cache_in_3_Data ;
  assign \rules_36.io_Cache_out_3_State  = \rules_36.io_Cache_in_3_State ;
  assign \rules_36.io_Chan1_out_0_Cmd  = \rules_36.io_Chan1_in_0_Cmd ;
  assign \rules_36.io_Chan1_out_0_Data  = \rules_36.io_Chan1_in_0_Data ;
  assign \rules_36.io_Chan1_out_1_Cmd  = \rules_36.io_Chan1_in_1_Cmd ;
  assign \rules_36.io_Chan1_out_1_Data  = \rules_36.io_Chan1_in_1_Data ;
  assign \rules_36.io_Chan1_out_2_Cmd  = \rules_36.io_Chan1_in_2_Cmd ;
  assign \rules_36.io_Chan1_out_2_Data  = \rules_36.io_Chan1_in_2_Data ;
  assign \rules_36.io_Chan1_out_3_Cmd  = \rules_36.io_Chan1_in_3_Cmd ;
  assign \rules_36.io_Chan1_out_3_Data  = \rules_36.io_Chan1_in_3_Data ;
  assign \rules_36.io_Chan2_out_0_Cmd  = \rules_36.io_Chan2_in_0_Cmd ;
  assign \rules_36.io_Chan2_out_0_Data  = \rules_36.io_Chan2_in_0_Data ;
  assign \rules_36.io_Chan2_out_1_Cmd  = \rules_36.io_Chan2_in_1_Cmd ;
  assign \rules_36.io_Chan2_out_1_Data  = \rules_36.io_Chan2_in_1_Data ;
  assign \rules_36.io_Chan2_out_2_Data  = \rules_36.io_Chan2_in_2_Data ;
  assign \rules_36.io_Chan2_out_3_Cmd  = \rules_36.io_Chan2_in_3_Cmd ;
  assign \rules_36.io_Chan2_out_3_Data  = \rules_36.io_Chan2_in_3_Data ;
  assign \rules_36.io_Chan3_out_0_Cmd  = \rules_36.io_Chan3_in_0_Cmd ;
  assign \rules_36.io_Chan3_out_0_Data  = \rules_36.io_Chan3_in_0_Data ;
  assign \rules_36.io_Chan3_out_1_Cmd  = \rules_36.io_Chan3_in_1_Cmd ;
  assign \rules_36.io_Chan3_out_1_Data  = \rules_36.io_Chan3_in_1_Data ;
  assign \rules_36.io_Chan3_out_3_Cmd  = \rules_36.io_Chan3_in_3_Cmd ;
  assign \rules_36.io_Chan3_out_3_Data  = \rules_36.io_Chan3_in_3_Data ;
  assign \rules_36.io_CurCmd_out  = \rules_36.io_CurCmd_in ;
  assign \rules_36.io_CurPtr_out  = \rules_36.io_CurPtr_in ;
  assign \rules_36.io_ExGntd_out  = \rules_36.io_ExGntd_in ;
  assign \rules_36.io_InvSet_out_0  = \rules_36.io_InvSet_in_0 ;
  assign \rules_36.io_InvSet_out_1  = \rules_36.io_InvSet_in_1 ;
  assign \rules_36.io_InvSet_out_2  = \rules_36.io_InvSet_in_2 ;
  assign \rules_36.io_InvSet_out_3  = \rules_36.io_InvSet_in_3 ;
  assign \rules_36.io_MemData_out  = \rules_36.io_MemData_in ;
  assign \rules_36.io_ShrSet_out_0  = \rules_36.io_ShrSet_in_0 ;
  assign \rules_36.io_ShrSet_out_1  = \rules_36.io_ShrSet_in_1 ;
  assign \rules_36.io_ShrSet_out_2  = \rules_36.io_ShrSet_in_2 ;
  assign \rules_36.io_ShrSet_out_3  = \rules_36.io_ShrSet_in_3 ;
  assign \rules_36.io_AuxData_in  = AuxData_reg;
  assign rules_36_io_AuxData_out = \rules_36.io_AuxData_out ;
  assign \rules_36.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_36.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_36.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_36.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_36.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_36.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_36.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_36.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_36_io_Cache_out_0_Data = \rules_36.io_Cache_out_0_Data ;
  assign rules_36_io_Cache_out_0_State = \rules_36.io_Cache_out_0_State ;
  assign rules_36_io_Cache_out_1_Data = \rules_36.io_Cache_out_1_Data ;
  assign rules_36_io_Cache_out_1_State = \rules_36.io_Cache_out_1_State ;
  assign rules_36_io_Cache_out_2_Data = \rules_36.io_Cache_out_2_Data ;
  assign rules_36_io_Cache_out_2_State = \rules_36.io_Cache_out_2_State ;
  assign rules_36_io_Cache_out_3_Data = \rules_36.io_Cache_out_3_Data ;
  assign rules_36_io_Cache_out_3_State = \rules_36.io_Cache_out_3_State ;
  assign \rules_36.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_36.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_36.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_36.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_36.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_36.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_36.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_36.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_36_io_Chan1_out_0_Cmd = \rules_36.io_Chan1_out_0_Cmd ;
  assign rules_36_io_Chan1_out_0_Data = \rules_36.io_Chan1_out_0_Data ;
  assign rules_36_io_Chan1_out_1_Cmd = \rules_36.io_Chan1_out_1_Cmd ;
  assign rules_36_io_Chan1_out_1_Data = \rules_36.io_Chan1_out_1_Data ;
  assign rules_36_io_Chan1_out_2_Cmd = \rules_36.io_Chan1_out_2_Cmd ;
  assign rules_36_io_Chan1_out_2_Data = \rules_36.io_Chan1_out_2_Data ;
  assign rules_36_io_Chan1_out_3_Cmd = \rules_36.io_Chan1_out_3_Cmd ;
  assign rules_36_io_Chan1_out_3_Data = \rules_36.io_Chan1_out_3_Data ;
  assign \rules_36.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_36.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_36.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_36.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_36.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_36.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_36.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_36.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_36_io_Chan2_out_0_Cmd = \rules_36.io_Chan2_out_0_Cmd ;
  assign rules_36_io_Chan2_out_0_Data = \rules_36.io_Chan2_out_0_Data ;
  assign rules_36_io_Chan2_out_1_Cmd = \rules_36.io_Chan2_out_1_Cmd ;
  assign rules_36_io_Chan2_out_1_Data = \rules_36.io_Chan2_out_1_Data ;
  assign rules_36_io_Chan2_out_2_Cmd = \rules_36.io_Chan2_out_2_Cmd ;
  assign rules_36_io_Chan2_out_2_Data = \rules_36.io_Chan2_out_2_Data ;
  assign rules_36_io_Chan2_out_3_Cmd = \rules_36.io_Chan2_out_3_Cmd ;
  assign rules_36_io_Chan2_out_3_Data = \rules_36.io_Chan2_out_3_Data ;
  assign \rules_36.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_36.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_36.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_36.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_36.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_36.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_36.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_36.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_36_io_Chan3_out_0_Cmd = \rules_36.io_Chan3_out_0_Cmd ;
  assign rules_36_io_Chan3_out_0_Data = \rules_36.io_Chan3_out_0_Data ;
  assign rules_36_io_Chan3_out_1_Cmd = \rules_36.io_Chan3_out_1_Cmd ;
  assign rules_36_io_Chan3_out_1_Data = \rules_36.io_Chan3_out_1_Data ;
  assign rules_36_io_Chan3_out_2_Cmd = \rules_36.io_Chan3_out_2_Cmd ;
  assign rules_36_io_Chan3_out_2_Data = \rules_36.io_Chan3_out_2_Data ;
  assign rules_36_io_Chan3_out_3_Cmd = \rules_36.io_Chan3_out_3_Cmd ;
  assign rules_36_io_Chan3_out_3_Data = \rules_36.io_Chan3_out_3_Data ;
  assign \rules_36.io_CurCmd_in  = CurCmd_reg;
  assign rules_36_io_CurCmd_out = \rules_36.io_CurCmd_out ;
  assign \rules_36.io_CurPtr_in  = CurPtr_reg;
  assign rules_36_io_CurPtr_out = \rules_36.io_CurPtr_out ;
  assign \rules_36.io_ExGntd_in  = ExGntd_reg;
  assign rules_36_io_ExGntd_out = \rules_36.io_ExGntd_out ;
  assign \rules_36.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_36.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_36.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_36.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_36_io_InvSet_out_0 = \rules_36.io_InvSet_out_0 ;
  assign rules_36_io_InvSet_out_1 = \rules_36.io_InvSet_out_1 ;
  assign rules_36_io_InvSet_out_2 = \rules_36.io_InvSet_out_2 ;
  assign rules_36_io_InvSet_out_3 = \rules_36.io_InvSet_out_3 ;
  assign \rules_36.io_MemData_in  = MemData_reg;
  assign rules_36_io_MemData_out = \rules_36.io_MemData_out ;
  assign \rules_36.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_36.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_36.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_36.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_36_io_ShrSet_out_0 = \rules_36.io_ShrSet_out_0 ;
  assign rules_36_io_ShrSet_out_1 = \rules_36.io_ShrSet_out_1 ;
  assign rules_36_io_ShrSet_out_2 = \rules_36.io_ShrSet_out_2 ;
  assign rules_36_io_ShrSet_out_3 = \rules_36.io_ShrSet_out_3 ;
  assign \rules_36.io_en_r  = rules_36_io_en_r;
  assign \rules_35.io_AuxData_out  = \rules_35.io_AuxData_in ;
  assign \rules_35.io_Cache_out_0_Data  = \rules_35.io_Cache_in_0_Data ;
  assign \rules_35.io_Cache_out_0_State  = \rules_35.io_Cache_in_0_State ;
  assign \rules_35.io_Cache_out_1_Data  = \rules_35.io_Cache_in_1_Data ;
  assign \rules_35.io_Cache_out_2_Data  = \rules_35.io_Cache_in_2_Data ;
  assign \rules_35.io_Cache_out_2_State  = \rules_35.io_Cache_in_2_State ;
  assign \rules_35.io_Cache_out_3_Data  = \rules_35.io_Cache_in_3_Data ;
  assign \rules_35.io_Cache_out_3_State  = \rules_35.io_Cache_in_3_State ;
  assign \rules_35.io_Chan1_out_0_Cmd  = \rules_35.io_Chan1_in_0_Cmd ;
  assign \rules_35.io_Chan1_out_0_Data  = \rules_35.io_Chan1_in_0_Data ;
  assign \rules_35.io_Chan1_out_1_Cmd  = \rules_35.io_Chan1_in_1_Cmd ;
  assign \rules_35.io_Chan1_out_1_Data  = \rules_35.io_Chan1_in_1_Data ;
  assign \rules_35.io_Chan1_out_2_Cmd  = \rules_35.io_Chan1_in_2_Cmd ;
  assign \rules_35.io_Chan1_out_2_Data  = \rules_35.io_Chan1_in_2_Data ;
  assign \rules_35.io_Chan1_out_3_Cmd  = \rules_35.io_Chan1_in_3_Cmd ;
  assign \rules_35.io_Chan1_out_3_Data  = \rules_35.io_Chan1_in_3_Data ;
  assign \rules_35.io_Chan2_out_0_Cmd  = \rules_35.io_Chan2_in_0_Cmd ;
  assign \rules_35.io_Chan2_out_0_Data  = \rules_35.io_Chan2_in_0_Data ;
  assign \rules_35.io_Chan2_out_1_Data  = \rules_35.io_Chan2_in_1_Data ;
  assign \rules_35.io_Chan2_out_2_Cmd  = \rules_35.io_Chan2_in_2_Cmd ;
  assign \rules_35.io_Chan2_out_2_Data  = \rules_35.io_Chan2_in_2_Data ;
  assign \rules_35.io_Chan2_out_3_Cmd  = \rules_35.io_Chan2_in_3_Cmd ;
  assign \rules_35.io_Chan2_out_3_Data  = \rules_35.io_Chan2_in_3_Data ;
  assign \rules_35.io_Chan3_out_0_Cmd  = \rules_35.io_Chan3_in_0_Cmd ;
  assign \rules_35.io_Chan3_out_0_Data  = \rules_35.io_Chan3_in_0_Data ;
  assign \rules_35.io_Chan3_out_2_Cmd  = \rules_35.io_Chan3_in_2_Cmd ;
  assign \rules_35.io_Chan3_out_2_Data  = \rules_35.io_Chan3_in_2_Data ;
  assign \rules_35.io_Chan3_out_3_Cmd  = \rules_35.io_Chan3_in_3_Cmd ;
  assign \rules_35.io_Chan3_out_3_Data  = \rules_35.io_Chan3_in_3_Data ;
  assign \rules_35.io_CurCmd_out  = \rules_35.io_CurCmd_in ;
  assign \rules_35.io_CurPtr_out  = \rules_35.io_CurPtr_in ;
  assign \rules_35.io_ExGntd_out  = \rules_35.io_ExGntd_in ;
  assign \rules_35.io_InvSet_out_0  = \rules_35.io_InvSet_in_0 ;
  assign \rules_35.io_InvSet_out_1  = \rules_35.io_InvSet_in_1 ;
  assign \rules_35.io_InvSet_out_2  = \rules_35.io_InvSet_in_2 ;
  assign \rules_35.io_InvSet_out_3  = \rules_35.io_InvSet_in_3 ;
  assign \rules_35.io_MemData_out  = \rules_35.io_MemData_in ;
  assign \rules_35.io_ShrSet_out_0  = \rules_35.io_ShrSet_in_0 ;
  assign \rules_35.io_ShrSet_out_1  = \rules_35.io_ShrSet_in_1 ;
  assign \rules_35.io_ShrSet_out_2  = \rules_35.io_ShrSet_in_2 ;
  assign \rules_35.io_ShrSet_out_3  = \rules_35.io_ShrSet_in_3 ;
  assign \rules_35.io_AuxData_in  = AuxData_reg;
  assign rules_35_io_AuxData_out = \rules_35.io_AuxData_out ;
  assign \rules_35.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_35.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_35.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_35.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_35.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_35.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_35.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_35.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_35_io_Cache_out_0_Data = \rules_35.io_Cache_out_0_Data ;
  assign rules_35_io_Cache_out_0_State = \rules_35.io_Cache_out_0_State ;
  assign rules_35_io_Cache_out_1_Data = \rules_35.io_Cache_out_1_Data ;
  assign rules_35_io_Cache_out_1_State = \rules_35.io_Cache_out_1_State ;
  assign rules_35_io_Cache_out_2_Data = \rules_35.io_Cache_out_2_Data ;
  assign rules_35_io_Cache_out_2_State = \rules_35.io_Cache_out_2_State ;
  assign rules_35_io_Cache_out_3_Data = \rules_35.io_Cache_out_3_Data ;
  assign rules_35_io_Cache_out_3_State = \rules_35.io_Cache_out_3_State ;
  assign \rules_35.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_35.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_35.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_35.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_35.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_35.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_35.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_35.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_35_io_Chan1_out_0_Cmd = \rules_35.io_Chan1_out_0_Cmd ;
  assign rules_35_io_Chan1_out_0_Data = \rules_35.io_Chan1_out_0_Data ;
  assign rules_35_io_Chan1_out_1_Cmd = \rules_35.io_Chan1_out_1_Cmd ;
  assign rules_35_io_Chan1_out_1_Data = \rules_35.io_Chan1_out_1_Data ;
  assign rules_35_io_Chan1_out_2_Cmd = \rules_35.io_Chan1_out_2_Cmd ;
  assign rules_35_io_Chan1_out_2_Data = \rules_35.io_Chan1_out_2_Data ;
  assign rules_35_io_Chan1_out_3_Cmd = \rules_35.io_Chan1_out_3_Cmd ;
  assign rules_35_io_Chan1_out_3_Data = \rules_35.io_Chan1_out_3_Data ;
  assign \rules_35.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_35.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_35.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_35.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_35.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_35.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_35.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_35.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_35_io_Chan2_out_0_Cmd = \rules_35.io_Chan2_out_0_Cmd ;
  assign rules_35_io_Chan2_out_0_Data = \rules_35.io_Chan2_out_0_Data ;
  assign rules_35_io_Chan2_out_1_Cmd = \rules_35.io_Chan2_out_1_Cmd ;
  assign rules_35_io_Chan2_out_1_Data = \rules_35.io_Chan2_out_1_Data ;
  assign rules_35_io_Chan2_out_2_Cmd = \rules_35.io_Chan2_out_2_Cmd ;
  assign rules_35_io_Chan2_out_2_Data = \rules_35.io_Chan2_out_2_Data ;
  assign rules_35_io_Chan2_out_3_Cmd = \rules_35.io_Chan2_out_3_Cmd ;
  assign rules_35_io_Chan2_out_3_Data = \rules_35.io_Chan2_out_3_Data ;
  assign \rules_35.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_35.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_35.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_35.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_35.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_35.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_35.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_35.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_35_io_Chan3_out_0_Cmd = \rules_35.io_Chan3_out_0_Cmd ;
  assign rules_35_io_Chan3_out_0_Data = \rules_35.io_Chan3_out_0_Data ;
  assign rules_35_io_Chan3_out_1_Cmd = \rules_35.io_Chan3_out_1_Cmd ;
  assign rules_35_io_Chan3_out_1_Data = \rules_35.io_Chan3_out_1_Data ;
  assign rules_35_io_Chan3_out_2_Cmd = \rules_35.io_Chan3_out_2_Cmd ;
  assign rules_35_io_Chan3_out_2_Data = \rules_35.io_Chan3_out_2_Data ;
  assign rules_35_io_Chan3_out_3_Cmd = \rules_35.io_Chan3_out_3_Cmd ;
  assign rules_35_io_Chan3_out_3_Data = \rules_35.io_Chan3_out_3_Data ;
  assign \rules_35.io_CurCmd_in  = CurCmd_reg;
  assign rules_35_io_CurCmd_out = \rules_35.io_CurCmd_out ;
  assign \rules_35.io_CurPtr_in  = CurPtr_reg;
  assign rules_35_io_CurPtr_out = \rules_35.io_CurPtr_out ;
  assign \rules_35.io_ExGntd_in  = ExGntd_reg;
  assign rules_35_io_ExGntd_out = \rules_35.io_ExGntd_out ;
  assign \rules_35.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_35.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_35.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_35.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_35_io_InvSet_out_0 = \rules_35.io_InvSet_out_0 ;
  assign rules_35_io_InvSet_out_1 = \rules_35.io_InvSet_out_1 ;
  assign rules_35_io_InvSet_out_2 = \rules_35.io_InvSet_out_2 ;
  assign rules_35_io_InvSet_out_3 = \rules_35.io_InvSet_out_3 ;
  assign \rules_35.io_MemData_in  = MemData_reg;
  assign rules_35_io_MemData_out = \rules_35.io_MemData_out ;
  assign \rules_35.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_35.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_35.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_35.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_35_io_ShrSet_out_0 = \rules_35.io_ShrSet_out_0 ;
  assign rules_35_io_ShrSet_out_1 = \rules_35.io_ShrSet_out_1 ;
  assign rules_35_io_ShrSet_out_2 = \rules_35.io_ShrSet_out_2 ;
  assign rules_35_io_ShrSet_out_3 = \rules_35.io_ShrSet_out_3 ;
  assign \rules_35.io_en_r  = rules_35_io_en_r;
  assign \rules_34.io_AuxData_out  = \rules_34.io_AuxData_in ;
  assign \rules_34.io_Cache_out_0_Data  = \rules_34.io_Cache_in_0_Data ;
  assign \rules_34.io_Cache_out_0_State  = \rules_34.io_Cache_in_0_State ;
  assign \rules_34.io_Cache_out_1_Data  = \rules_34.io_Cache_in_1_Data ;
  assign \rules_34.io_Cache_out_1_State  = \rules_34.io_Cache_in_1_State ;
  assign \rules_34.io_Cache_out_2_Data  = \rules_34.io_Cache_in_2_Data ;
  assign \rules_34.io_Cache_out_2_State  = \rules_34.io_Cache_in_2_State ;
  assign \rules_34.io_Chan1_out_0_Cmd  = \rules_34.io_Chan1_in_0_Cmd ;
  assign \rules_34.io_Chan1_out_0_Data  = \rules_34.io_Chan1_in_0_Data ;
  assign \rules_34.io_Chan1_out_1_Cmd  = \rules_34.io_Chan1_in_1_Cmd ;
  assign \rules_34.io_Chan1_out_1_Data  = \rules_34.io_Chan1_in_1_Data ;
  assign \rules_34.io_Chan1_out_2_Cmd  = \rules_34.io_Chan1_in_2_Cmd ;
  assign \rules_34.io_Chan1_out_2_Data  = \rules_34.io_Chan1_in_2_Data ;
  assign \rules_34.io_Chan1_out_3_Cmd  = \rules_34.io_Chan1_in_3_Cmd ;
  assign \rules_34.io_Chan1_out_3_Data  = \rules_34.io_Chan1_in_3_Data ;
  assign \rules_34.io_Chan2_out_0_Cmd  = \rules_34.io_Chan2_in_0_Cmd ;
  assign \rules_34.io_Chan2_out_0_Data  = \rules_34.io_Chan2_in_0_Data ;
  assign \rules_34.io_Chan2_out_1_Cmd  = \rules_34.io_Chan2_in_1_Cmd ;
  assign \rules_34.io_Chan2_out_1_Data  = \rules_34.io_Chan2_in_1_Data ;
  assign \rules_34.io_Chan2_out_2_Cmd  = \rules_34.io_Chan2_in_2_Cmd ;
  assign \rules_34.io_Chan2_out_2_Data  = \rules_34.io_Chan2_in_2_Data ;
  assign \rules_34.io_Chan2_out_3_Data  = \rules_34.io_Chan2_in_3_Data ;
  assign \rules_34.io_Chan3_out_0_Cmd  = \rules_34.io_Chan3_in_0_Cmd ;
  assign \rules_34.io_Chan3_out_0_Data  = \rules_34.io_Chan3_in_0_Data ;
  assign \rules_34.io_Chan3_out_1_Cmd  = \rules_34.io_Chan3_in_1_Cmd ;
  assign \rules_34.io_Chan3_out_1_Data  = \rules_34.io_Chan3_in_1_Data ;
  assign \rules_34.io_Chan3_out_2_Cmd  = \rules_34.io_Chan3_in_2_Cmd ;
  assign \rules_34.io_Chan3_out_2_Data  = \rules_34.io_Chan3_in_2_Data ;
  assign \rules_34.io_Chan3_out_3_Cmd  = \rules_34.io_Chan3_in_3_Cmd ;
  assign \rules_34.io_Chan3_out_3_Data  = \rules_34.io_Chan3_in_3_Data ;
  assign \rules_34.io_CurCmd_out  = \rules_34.io_CurCmd_in ;
  assign \rules_34.io_CurPtr_out  = \rules_34.io_CurPtr_in ;
  assign \rules_34.io_ExGntd_out  = \rules_34.io_ExGntd_in ;
  assign \rules_34.io_InvSet_out_0  = \rules_34.io_InvSet_in_0 ;
  assign \rules_34.io_InvSet_out_1  = \rules_34.io_InvSet_in_1 ;
  assign \rules_34.io_InvSet_out_2  = \rules_34.io_InvSet_in_2 ;
  assign \rules_34.io_InvSet_out_3  = \rules_34.io_InvSet_in_3 ;
  assign \rules_34.io_MemData_out  = \rules_34.io_MemData_in ;
  assign \rules_34.io_ShrSet_out_0  = \rules_34.io_ShrSet_in_0 ;
  assign \rules_34.io_ShrSet_out_1  = \rules_34.io_ShrSet_in_1 ;
  assign \rules_34.io_ShrSet_out_2  = \rules_34.io_ShrSet_in_2 ;
  assign \rules_34.io_ShrSet_out_3  = \rules_34.io_ShrSet_in_3 ;
  assign \rules_34.io_AuxData_in  = AuxData_reg;
  assign rules_34_io_AuxData_out = \rules_34.io_AuxData_out ;
  assign \rules_34.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_34.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_34.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_34.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_34.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_34.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_34.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_34.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_34_io_Cache_out_0_Data = \rules_34.io_Cache_out_0_Data ;
  assign rules_34_io_Cache_out_0_State = \rules_34.io_Cache_out_0_State ;
  assign rules_34_io_Cache_out_1_Data = \rules_34.io_Cache_out_1_Data ;
  assign rules_34_io_Cache_out_1_State = \rules_34.io_Cache_out_1_State ;
  assign rules_34_io_Cache_out_2_Data = \rules_34.io_Cache_out_2_Data ;
  assign rules_34_io_Cache_out_2_State = \rules_34.io_Cache_out_2_State ;
  assign rules_34_io_Cache_out_3_Data = \rules_34.io_Cache_out_3_Data ;
  assign rules_34_io_Cache_out_3_State = \rules_34.io_Cache_out_3_State ;
  assign \rules_34.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_34.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_34.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_34.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_34.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_34.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_34.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_34.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_34_io_Chan1_out_0_Cmd = \rules_34.io_Chan1_out_0_Cmd ;
  assign rules_34_io_Chan1_out_0_Data = \rules_34.io_Chan1_out_0_Data ;
  assign rules_34_io_Chan1_out_1_Cmd = \rules_34.io_Chan1_out_1_Cmd ;
  assign rules_34_io_Chan1_out_1_Data = \rules_34.io_Chan1_out_1_Data ;
  assign rules_34_io_Chan1_out_2_Cmd = \rules_34.io_Chan1_out_2_Cmd ;
  assign rules_34_io_Chan1_out_2_Data = \rules_34.io_Chan1_out_2_Data ;
  assign rules_34_io_Chan1_out_3_Cmd = \rules_34.io_Chan1_out_3_Cmd ;
  assign rules_34_io_Chan1_out_3_Data = \rules_34.io_Chan1_out_3_Data ;
  assign \rules_34.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_34.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_34.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_34.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_34.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_34.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_34.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_34.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_34_io_Chan2_out_0_Cmd = \rules_34.io_Chan2_out_0_Cmd ;
  assign rules_34_io_Chan2_out_0_Data = \rules_34.io_Chan2_out_0_Data ;
  assign rules_34_io_Chan2_out_1_Cmd = \rules_34.io_Chan2_out_1_Cmd ;
  assign rules_34_io_Chan2_out_1_Data = \rules_34.io_Chan2_out_1_Data ;
  assign rules_34_io_Chan2_out_2_Cmd = \rules_34.io_Chan2_out_2_Cmd ;
  assign rules_34_io_Chan2_out_2_Data = \rules_34.io_Chan2_out_2_Data ;
  assign rules_34_io_Chan2_out_3_Cmd = \rules_34.io_Chan2_out_3_Cmd ;
  assign rules_34_io_Chan2_out_3_Data = \rules_34.io_Chan2_out_3_Data ;
  assign \rules_34.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_34.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_34.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_34.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_34.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_34.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_34.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_34.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_34_io_Chan3_out_0_Cmd = \rules_34.io_Chan3_out_0_Cmd ;
  assign rules_34_io_Chan3_out_0_Data = \rules_34.io_Chan3_out_0_Data ;
  assign rules_34_io_Chan3_out_1_Cmd = \rules_34.io_Chan3_out_1_Cmd ;
  assign rules_34_io_Chan3_out_1_Data = \rules_34.io_Chan3_out_1_Data ;
  assign rules_34_io_Chan3_out_2_Cmd = \rules_34.io_Chan3_out_2_Cmd ;
  assign rules_34_io_Chan3_out_2_Data = \rules_34.io_Chan3_out_2_Data ;
  assign rules_34_io_Chan3_out_3_Cmd = \rules_34.io_Chan3_out_3_Cmd ;
  assign rules_34_io_Chan3_out_3_Data = \rules_34.io_Chan3_out_3_Data ;
  assign \rules_34.io_CurCmd_in  = CurCmd_reg;
  assign rules_34_io_CurCmd_out = \rules_34.io_CurCmd_out ;
  assign \rules_34.io_CurPtr_in  = CurPtr_reg;
  assign rules_34_io_CurPtr_out = \rules_34.io_CurPtr_out ;
  assign \rules_34.io_ExGntd_in  = ExGntd_reg;
  assign rules_34_io_ExGntd_out = \rules_34.io_ExGntd_out ;
  assign \rules_34.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_34.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_34.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_34.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_34_io_InvSet_out_0 = \rules_34.io_InvSet_out_0 ;
  assign rules_34_io_InvSet_out_1 = \rules_34.io_InvSet_out_1 ;
  assign rules_34_io_InvSet_out_2 = \rules_34.io_InvSet_out_2 ;
  assign rules_34_io_InvSet_out_3 = \rules_34.io_InvSet_out_3 ;
  assign \rules_34.io_MemData_in  = MemData_reg;
  assign rules_34_io_MemData_out = \rules_34.io_MemData_out ;
  assign \rules_34.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_34.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_34.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_34.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_34_io_ShrSet_out_0 = \rules_34.io_ShrSet_out_0 ;
  assign rules_34_io_ShrSet_out_1 = \rules_34.io_ShrSet_out_1 ;
  assign rules_34_io_ShrSet_out_2 = \rules_34.io_ShrSet_out_2 ;
  assign rules_34_io_ShrSet_out_3 = \rules_34.io_ShrSet_out_3 ;
  assign \rules_34.io_en_r  = rules_34_io_en_r;
  assign \rules_33.io_AuxData_out  = \rules_33.io_AuxData_in ;
  assign \rules_33.io_Cache_out_0_Data  = \rules_33.io_Cache_in_0_Data ;
  assign \rules_33.io_Cache_out_0_State  = \rules_33.io_Cache_in_0_State ;
  assign \rules_33.io_Cache_out_1_Data  = \rules_33.io_Cache_in_1_Data ;
  assign \rules_33.io_Cache_out_1_State  = \rules_33.io_Cache_in_1_State ;
  assign \rules_33.io_Cache_out_3_Data  = \rules_33.io_Cache_in_3_Data ;
  assign \rules_33.io_Cache_out_3_State  = \rules_33.io_Cache_in_3_State ;
  assign \rules_33.io_Chan1_out_0_Cmd  = \rules_33.io_Chan1_in_0_Cmd ;
  assign \rules_33.io_Chan1_out_0_Data  = \rules_33.io_Chan1_in_0_Data ;
  assign \rules_33.io_Chan1_out_1_Cmd  = \rules_33.io_Chan1_in_1_Cmd ;
  assign \rules_33.io_Chan1_out_1_Data  = \rules_33.io_Chan1_in_1_Data ;
  assign \rules_33.io_Chan1_out_2_Cmd  = \rules_33.io_Chan1_in_2_Cmd ;
  assign \rules_33.io_Chan1_out_2_Data  = \rules_33.io_Chan1_in_2_Data ;
  assign \rules_33.io_Chan1_out_3_Cmd  = \rules_33.io_Chan1_in_3_Cmd ;
  assign \rules_33.io_Chan1_out_3_Data  = \rules_33.io_Chan1_in_3_Data ;
  assign \rules_33.io_Chan2_out_0_Cmd  = \rules_33.io_Chan2_in_0_Cmd ;
  assign \rules_33.io_Chan2_out_0_Data  = \rules_33.io_Chan2_in_0_Data ;
  assign \rules_33.io_Chan2_out_1_Cmd  = \rules_33.io_Chan2_in_1_Cmd ;
  assign \rules_33.io_Chan2_out_1_Data  = \rules_33.io_Chan2_in_1_Data ;
  assign \rules_33.io_Chan2_out_2_Data  = \rules_33.io_Chan2_in_2_Data ;
  assign \rules_33.io_Chan2_out_3_Cmd  = \rules_33.io_Chan2_in_3_Cmd ;
  assign \rules_33.io_Chan2_out_3_Data  = \rules_33.io_Chan2_in_3_Data ;
  assign \rules_33.io_Chan3_out_0_Cmd  = \rules_33.io_Chan3_in_0_Cmd ;
  assign \rules_33.io_Chan3_out_0_Data  = \rules_33.io_Chan3_in_0_Data ;
  assign \rules_33.io_Chan3_out_1_Cmd  = \rules_33.io_Chan3_in_1_Cmd ;
  assign \rules_33.io_Chan3_out_1_Data  = \rules_33.io_Chan3_in_1_Data ;
  assign \rules_33.io_Chan3_out_2_Cmd  = \rules_33.io_Chan3_in_2_Cmd ;
  assign \rules_33.io_Chan3_out_2_Data  = \rules_33.io_Chan3_in_2_Data ;
  assign \rules_33.io_Chan3_out_3_Cmd  = \rules_33.io_Chan3_in_3_Cmd ;
  assign \rules_33.io_Chan3_out_3_Data  = \rules_33.io_Chan3_in_3_Data ;
  assign \rules_33.io_CurCmd_out  = \rules_33.io_CurCmd_in ;
  assign \rules_33.io_CurPtr_out  = \rules_33.io_CurPtr_in ;
  assign \rules_33.io_ExGntd_out  = \rules_33.io_ExGntd_in ;
  assign \rules_33.io_InvSet_out_0  = \rules_33.io_InvSet_in_0 ;
  assign \rules_33.io_InvSet_out_1  = \rules_33.io_InvSet_in_1 ;
  assign \rules_33.io_InvSet_out_2  = \rules_33.io_InvSet_in_2 ;
  assign \rules_33.io_InvSet_out_3  = \rules_33.io_InvSet_in_3 ;
  assign \rules_33.io_MemData_out  = \rules_33.io_MemData_in ;
  assign \rules_33.io_ShrSet_out_0  = \rules_33.io_ShrSet_in_0 ;
  assign \rules_33.io_ShrSet_out_1  = \rules_33.io_ShrSet_in_1 ;
  assign \rules_33.io_ShrSet_out_2  = \rules_33.io_ShrSet_in_2 ;
  assign \rules_33.io_ShrSet_out_3  = \rules_33.io_ShrSet_in_3 ;
  assign \rules_33.io_AuxData_in  = AuxData_reg;
  assign rules_33_io_AuxData_out = \rules_33.io_AuxData_out ;
  assign \rules_33.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_33.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_33.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_33.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_33.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_33.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_33.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_33.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_33_io_Cache_out_0_Data = \rules_33.io_Cache_out_0_Data ;
  assign rules_33_io_Cache_out_0_State = \rules_33.io_Cache_out_0_State ;
  assign rules_33_io_Cache_out_1_Data = \rules_33.io_Cache_out_1_Data ;
  assign rules_33_io_Cache_out_1_State = \rules_33.io_Cache_out_1_State ;
  assign rules_33_io_Cache_out_2_Data = \rules_33.io_Cache_out_2_Data ;
  assign rules_33_io_Cache_out_2_State = \rules_33.io_Cache_out_2_State ;
  assign rules_33_io_Cache_out_3_Data = \rules_33.io_Cache_out_3_Data ;
  assign rules_33_io_Cache_out_3_State = \rules_33.io_Cache_out_3_State ;
  assign \rules_33.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_33.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_33.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_33.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_33.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_33.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_33.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_33.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_33_io_Chan1_out_0_Cmd = \rules_33.io_Chan1_out_0_Cmd ;
  assign rules_33_io_Chan1_out_0_Data = \rules_33.io_Chan1_out_0_Data ;
  assign rules_33_io_Chan1_out_1_Cmd = \rules_33.io_Chan1_out_1_Cmd ;
  assign rules_33_io_Chan1_out_1_Data = \rules_33.io_Chan1_out_1_Data ;
  assign rules_33_io_Chan1_out_2_Cmd = \rules_33.io_Chan1_out_2_Cmd ;
  assign rules_33_io_Chan1_out_2_Data = \rules_33.io_Chan1_out_2_Data ;
  assign rules_33_io_Chan1_out_3_Cmd = \rules_33.io_Chan1_out_3_Cmd ;
  assign rules_33_io_Chan1_out_3_Data = \rules_33.io_Chan1_out_3_Data ;
  assign \rules_33.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_33.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_33.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_33.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_33.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_33.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_33.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_33.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_33_io_Chan2_out_0_Cmd = \rules_33.io_Chan2_out_0_Cmd ;
  assign rules_33_io_Chan2_out_0_Data = \rules_33.io_Chan2_out_0_Data ;
  assign rules_33_io_Chan2_out_1_Cmd = \rules_33.io_Chan2_out_1_Cmd ;
  assign rules_33_io_Chan2_out_1_Data = \rules_33.io_Chan2_out_1_Data ;
  assign rules_33_io_Chan2_out_2_Cmd = \rules_33.io_Chan2_out_2_Cmd ;
  assign rules_33_io_Chan2_out_2_Data = \rules_33.io_Chan2_out_2_Data ;
  assign rules_33_io_Chan2_out_3_Cmd = \rules_33.io_Chan2_out_3_Cmd ;
  assign rules_33_io_Chan2_out_3_Data = \rules_33.io_Chan2_out_3_Data ;
  assign \rules_33.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_33.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_33.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_33.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_33.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_33.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_33.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_33.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_33_io_Chan3_out_0_Cmd = \rules_33.io_Chan3_out_0_Cmd ;
  assign rules_33_io_Chan3_out_0_Data = \rules_33.io_Chan3_out_0_Data ;
  assign rules_33_io_Chan3_out_1_Cmd = \rules_33.io_Chan3_out_1_Cmd ;
  assign rules_33_io_Chan3_out_1_Data = \rules_33.io_Chan3_out_1_Data ;
  assign rules_33_io_Chan3_out_2_Cmd = \rules_33.io_Chan3_out_2_Cmd ;
  assign rules_33_io_Chan3_out_2_Data = \rules_33.io_Chan3_out_2_Data ;
  assign rules_33_io_Chan3_out_3_Cmd = \rules_33.io_Chan3_out_3_Cmd ;
  assign rules_33_io_Chan3_out_3_Data = \rules_33.io_Chan3_out_3_Data ;
  assign \rules_33.io_CurCmd_in  = CurCmd_reg;
  assign rules_33_io_CurCmd_out = \rules_33.io_CurCmd_out ;
  assign \rules_33.io_CurPtr_in  = CurPtr_reg;
  assign rules_33_io_CurPtr_out = \rules_33.io_CurPtr_out ;
  assign \rules_33.io_ExGntd_in  = ExGntd_reg;
  assign rules_33_io_ExGntd_out = \rules_33.io_ExGntd_out ;
  assign \rules_33.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_33.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_33.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_33.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_33_io_InvSet_out_0 = \rules_33.io_InvSet_out_0 ;
  assign rules_33_io_InvSet_out_1 = \rules_33.io_InvSet_out_1 ;
  assign rules_33_io_InvSet_out_2 = \rules_33.io_InvSet_out_2 ;
  assign rules_33_io_InvSet_out_3 = \rules_33.io_InvSet_out_3 ;
  assign \rules_33.io_MemData_in  = MemData_reg;
  assign rules_33_io_MemData_out = \rules_33.io_MemData_out ;
  assign \rules_33.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_33.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_33.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_33.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_33_io_ShrSet_out_0 = \rules_33.io_ShrSet_out_0 ;
  assign rules_33_io_ShrSet_out_1 = \rules_33.io_ShrSet_out_1 ;
  assign rules_33_io_ShrSet_out_2 = \rules_33.io_ShrSet_out_2 ;
  assign rules_33_io_ShrSet_out_3 = \rules_33.io_ShrSet_out_3 ;
  assign \rules_33.io_en_r  = rules_33_io_en_r;
  assign \rules_32.io_AuxData_out  = \rules_32.io_AuxData_in ;
  assign \rules_32.io_Cache_out_0_Data  = \rules_32.io_Cache_in_0_Data ;
  assign \rules_32.io_Cache_out_0_State  = \rules_32.io_Cache_in_0_State ;
  assign \rules_32.io_Cache_out_2_Data  = \rules_32.io_Cache_in_2_Data ;
  assign \rules_32.io_Cache_out_2_State  = \rules_32.io_Cache_in_2_State ;
  assign \rules_32.io_Cache_out_3_Data  = \rules_32.io_Cache_in_3_Data ;
  assign \rules_32.io_Cache_out_3_State  = \rules_32.io_Cache_in_3_State ;
  assign \rules_32.io_Chan1_out_0_Cmd  = \rules_32.io_Chan1_in_0_Cmd ;
  assign \rules_32.io_Chan1_out_0_Data  = \rules_32.io_Chan1_in_0_Data ;
  assign \rules_32.io_Chan1_out_1_Cmd  = \rules_32.io_Chan1_in_1_Cmd ;
  assign \rules_32.io_Chan1_out_1_Data  = \rules_32.io_Chan1_in_1_Data ;
  assign \rules_32.io_Chan1_out_2_Cmd  = \rules_32.io_Chan1_in_2_Cmd ;
  assign \rules_32.io_Chan1_out_2_Data  = \rules_32.io_Chan1_in_2_Data ;
  assign \rules_32.io_Chan1_out_3_Cmd  = \rules_32.io_Chan1_in_3_Cmd ;
  assign \rules_32.io_Chan1_out_3_Data  = \rules_32.io_Chan1_in_3_Data ;
  assign \rules_32.io_Chan2_out_0_Cmd  = \rules_32.io_Chan2_in_0_Cmd ;
  assign \rules_32.io_Chan2_out_0_Data  = \rules_32.io_Chan2_in_0_Data ;
  assign \rules_32.io_Chan2_out_1_Data  = \rules_32.io_Chan2_in_1_Data ;
  assign \rules_32.io_Chan2_out_2_Cmd  = \rules_32.io_Chan2_in_2_Cmd ;
  assign \rules_32.io_Chan2_out_2_Data  = \rules_32.io_Chan2_in_2_Data ;
  assign \rules_32.io_Chan2_out_3_Cmd  = \rules_32.io_Chan2_in_3_Cmd ;
  assign \rules_32.io_Chan2_out_3_Data  = \rules_32.io_Chan2_in_3_Data ;
  assign \rules_32.io_Chan3_out_0_Cmd  = \rules_32.io_Chan3_in_0_Cmd ;
  assign \rules_32.io_Chan3_out_0_Data  = \rules_32.io_Chan3_in_0_Data ;
  assign \rules_32.io_Chan3_out_1_Cmd  = \rules_32.io_Chan3_in_1_Cmd ;
  assign \rules_32.io_Chan3_out_1_Data  = \rules_32.io_Chan3_in_1_Data ;
  assign \rules_32.io_Chan3_out_2_Cmd  = \rules_32.io_Chan3_in_2_Cmd ;
  assign \rules_32.io_Chan3_out_2_Data  = \rules_32.io_Chan3_in_2_Data ;
  assign \rules_32.io_Chan3_out_3_Cmd  = \rules_32.io_Chan3_in_3_Cmd ;
  assign \rules_32.io_Chan3_out_3_Data  = \rules_32.io_Chan3_in_3_Data ;
  assign \rules_32.io_CurCmd_out  = \rules_32.io_CurCmd_in ;
  assign \rules_32.io_CurPtr_out  = \rules_32.io_CurPtr_in ;
  assign \rules_32.io_ExGntd_out  = \rules_32.io_ExGntd_in ;
  assign \rules_32.io_InvSet_out_0  = \rules_32.io_InvSet_in_0 ;
  assign \rules_32.io_InvSet_out_1  = \rules_32.io_InvSet_in_1 ;
  assign \rules_32.io_InvSet_out_2  = \rules_32.io_InvSet_in_2 ;
  assign \rules_32.io_InvSet_out_3  = \rules_32.io_InvSet_in_3 ;
  assign \rules_32.io_MemData_out  = \rules_32.io_MemData_in ;
  assign \rules_32.io_ShrSet_out_0  = \rules_32.io_ShrSet_in_0 ;
  assign \rules_32.io_ShrSet_out_1  = \rules_32.io_ShrSet_in_1 ;
  assign \rules_32.io_ShrSet_out_2  = \rules_32.io_ShrSet_in_2 ;
  assign \rules_32.io_ShrSet_out_3  = \rules_32.io_ShrSet_in_3 ;
  assign \rules_32.io_AuxData_in  = AuxData_reg;
  assign rules_32_io_AuxData_out = \rules_32.io_AuxData_out ;
  assign \rules_32.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_32.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_32.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_32.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_32.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_32.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_32.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_32.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_32_io_Cache_out_0_Data = \rules_32.io_Cache_out_0_Data ;
  assign rules_32_io_Cache_out_0_State = \rules_32.io_Cache_out_0_State ;
  assign rules_32_io_Cache_out_1_Data = \rules_32.io_Cache_out_1_Data ;
  assign rules_32_io_Cache_out_1_State = \rules_32.io_Cache_out_1_State ;
  assign rules_32_io_Cache_out_2_Data = \rules_32.io_Cache_out_2_Data ;
  assign rules_32_io_Cache_out_2_State = \rules_32.io_Cache_out_2_State ;
  assign rules_32_io_Cache_out_3_Data = \rules_32.io_Cache_out_3_Data ;
  assign rules_32_io_Cache_out_3_State = \rules_32.io_Cache_out_3_State ;
  assign \rules_32.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_32.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_32.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_32.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_32.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_32.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_32.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_32.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_32_io_Chan1_out_0_Cmd = \rules_32.io_Chan1_out_0_Cmd ;
  assign rules_32_io_Chan1_out_0_Data = \rules_32.io_Chan1_out_0_Data ;
  assign rules_32_io_Chan1_out_1_Cmd = \rules_32.io_Chan1_out_1_Cmd ;
  assign rules_32_io_Chan1_out_1_Data = \rules_32.io_Chan1_out_1_Data ;
  assign rules_32_io_Chan1_out_2_Cmd = \rules_32.io_Chan1_out_2_Cmd ;
  assign rules_32_io_Chan1_out_2_Data = \rules_32.io_Chan1_out_2_Data ;
  assign rules_32_io_Chan1_out_3_Cmd = \rules_32.io_Chan1_out_3_Cmd ;
  assign rules_32_io_Chan1_out_3_Data = \rules_32.io_Chan1_out_3_Data ;
  assign \rules_32.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_32.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_32.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_32.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_32.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_32.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_32.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_32.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_32_io_Chan2_out_0_Cmd = \rules_32.io_Chan2_out_0_Cmd ;
  assign rules_32_io_Chan2_out_0_Data = \rules_32.io_Chan2_out_0_Data ;
  assign rules_32_io_Chan2_out_1_Cmd = \rules_32.io_Chan2_out_1_Cmd ;
  assign rules_32_io_Chan2_out_1_Data = \rules_32.io_Chan2_out_1_Data ;
  assign rules_32_io_Chan2_out_2_Cmd = \rules_32.io_Chan2_out_2_Cmd ;
  assign rules_32_io_Chan2_out_2_Data = \rules_32.io_Chan2_out_2_Data ;
  assign rules_32_io_Chan2_out_3_Cmd = \rules_32.io_Chan2_out_3_Cmd ;
  assign rules_32_io_Chan2_out_3_Data = \rules_32.io_Chan2_out_3_Data ;
  assign \rules_32.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_32.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_32.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_32.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_32.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_32.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_32.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_32.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_32_io_Chan3_out_0_Cmd = \rules_32.io_Chan3_out_0_Cmd ;
  assign rules_32_io_Chan3_out_0_Data = \rules_32.io_Chan3_out_0_Data ;
  assign rules_32_io_Chan3_out_1_Cmd = \rules_32.io_Chan3_out_1_Cmd ;
  assign rules_32_io_Chan3_out_1_Data = \rules_32.io_Chan3_out_1_Data ;
  assign rules_32_io_Chan3_out_2_Cmd = \rules_32.io_Chan3_out_2_Cmd ;
  assign rules_32_io_Chan3_out_2_Data = \rules_32.io_Chan3_out_2_Data ;
  assign rules_32_io_Chan3_out_3_Cmd = \rules_32.io_Chan3_out_3_Cmd ;
  assign rules_32_io_Chan3_out_3_Data = \rules_32.io_Chan3_out_3_Data ;
  assign \rules_32.io_CurCmd_in  = CurCmd_reg;
  assign rules_32_io_CurCmd_out = \rules_32.io_CurCmd_out ;
  assign \rules_32.io_CurPtr_in  = CurPtr_reg;
  assign rules_32_io_CurPtr_out = \rules_32.io_CurPtr_out ;
  assign \rules_32.io_ExGntd_in  = ExGntd_reg;
  assign rules_32_io_ExGntd_out = \rules_32.io_ExGntd_out ;
  assign \rules_32.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_32.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_32.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_32.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_32_io_InvSet_out_0 = \rules_32.io_InvSet_out_0 ;
  assign rules_32_io_InvSet_out_1 = \rules_32.io_InvSet_out_1 ;
  assign rules_32_io_InvSet_out_2 = \rules_32.io_InvSet_out_2 ;
  assign rules_32_io_InvSet_out_3 = \rules_32.io_InvSet_out_3 ;
  assign \rules_32.io_MemData_in  = MemData_reg;
  assign rules_32_io_MemData_out = \rules_32.io_MemData_out ;
  assign \rules_32.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_32.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_32.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_32.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_32_io_ShrSet_out_0 = \rules_32.io_ShrSet_out_0 ;
  assign rules_32_io_ShrSet_out_1 = \rules_32.io_ShrSet_out_1 ;
  assign rules_32_io_ShrSet_out_2 = \rules_32.io_ShrSet_out_2 ;
  assign rules_32_io_ShrSet_out_3 = \rules_32.io_ShrSet_out_3 ;
  assign \rules_32.io_en_r  = rules_32_io_en_r;
  assign \rules_31.io_AuxData_out  = \rules_31.io_AuxData_in ;
  assign \rules_31.io_Cache_out_0_Data  = \rules_31.io_Cache_in_0_Data ;
  assign \rules_31.io_Cache_out_0_State  = \rules_31.io_Cache_in_0_State ;
  assign \rules_31.io_Cache_out_1_Data  = \rules_31.io_Cache_in_1_Data ;
  assign \rules_31.io_Cache_out_1_State  = \rules_31.io_Cache_in_1_State ;
  assign \rules_31.io_Cache_out_2_Data  = \rules_31.io_Cache_in_2_Data ;
  assign \rules_31.io_Cache_out_2_State  = \rules_31.io_Cache_in_2_State ;
  assign \rules_31.io_Chan1_out_0_Cmd  = \rules_31.io_Chan1_in_0_Cmd ;
  assign \rules_31.io_Chan1_out_0_Data  = \rules_31.io_Chan1_in_0_Data ;
  assign \rules_31.io_Chan1_out_1_Cmd  = \rules_31.io_Chan1_in_1_Cmd ;
  assign \rules_31.io_Chan1_out_1_Data  = \rules_31.io_Chan1_in_1_Data ;
  assign \rules_31.io_Chan1_out_2_Cmd  = \rules_31.io_Chan1_in_2_Cmd ;
  assign \rules_31.io_Chan1_out_2_Data  = \rules_31.io_Chan1_in_2_Data ;
  assign \rules_31.io_Chan1_out_3_Cmd  = \rules_31.io_Chan1_in_3_Cmd ;
  assign \rules_31.io_Chan1_out_3_Data  = \rules_31.io_Chan1_in_3_Data ;
  assign \rules_31.io_Chan2_out_0_Cmd  = \rules_31.io_Chan2_in_0_Cmd ;
  assign \rules_31.io_Chan2_out_0_Data  = \rules_31.io_Chan2_in_0_Data ;
  assign \rules_31.io_Chan2_out_1_Cmd  = \rules_31.io_Chan2_in_1_Cmd ;
  assign \rules_31.io_Chan2_out_1_Data  = \rules_31.io_Chan2_in_1_Data ;
  assign \rules_31.io_Chan2_out_2_Cmd  = \rules_31.io_Chan2_in_2_Cmd ;
  assign \rules_31.io_Chan2_out_2_Data  = \rules_31.io_Chan2_in_2_Data ;
  assign \rules_31.io_Chan2_out_3_Data  = \rules_31.io_Chan2_in_3_Data ;
  assign \rules_31.io_Chan3_out_0_Cmd  = \rules_31.io_Chan3_in_0_Cmd ;
  assign \rules_31.io_Chan3_out_0_Data  = \rules_31.io_Chan3_in_0_Data ;
  assign \rules_31.io_Chan3_out_1_Cmd  = \rules_31.io_Chan3_in_1_Cmd ;
  assign \rules_31.io_Chan3_out_1_Data  = \rules_31.io_Chan3_in_1_Data ;
  assign \rules_31.io_Chan3_out_2_Cmd  = \rules_31.io_Chan3_in_2_Cmd ;
  assign \rules_31.io_Chan3_out_2_Data  = \rules_31.io_Chan3_in_2_Data ;
  assign \rules_31.io_Chan3_out_3_Cmd  = \rules_31.io_Chan3_in_3_Cmd ;
  assign \rules_31.io_Chan3_out_3_Data  = \rules_31.io_Chan3_in_3_Data ;
  assign \rules_31.io_CurCmd_out  = \rules_31.io_CurCmd_in ;
  assign \rules_31.io_CurPtr_out  = \rules_31.io_CurPtr_in ;
  assign \rules_31.io_ExGntd_out  = \rules_31.io_ExGntd_in ;
  assign \rules_31.io_InvSet_out_0  = \rules_31.io_InvSet_in_0 ;
  assign \rules_31.io_InvSet_out_1  = \rules_31.io_InvSet_in_1 ;
  assign \rules_31.io_InvSet_out_2  = \rules_31.io_InvSet_in_2 ;
  assign \rules_31.io_InvSet_out_3  = \rules_31.io_InvSet_in_3 ;
  assign \rules_31.io_MemData_out  = \rules_31.io_MemData_in ;
  assign \rules_31.io_ShrSet_out_0  = \rules_31.io_ShrSet_in_0 ;
  assign \rules_31.io_ShrSet_out_1  = \rules_31.io_ShrSet_in_1 ;
  assign \rules_31.io_ShrSet_out_2  = \rules_31.io_ShrSet_in_2 ;
  assign \rules_31.io_ShrSet_out_3  = \rules_31.io_ShrSet_in_3 ;
  assign \rules_31.io_AuxData_in  = AuxData_reg;
  assign rules_31_io_AuxData_out = \rules_31.io_AuxData_out ;
  assign \rules_31.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_31.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_31.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_31.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_31.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_31.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_31.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_31.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_31_io_Cache_out_0_Data = \rules_31.io_Cache_out_0_Data ;
  assign rules_31_io_Cache_out_0_State = \rules_31.io_Cache_out_0_State ;
  assign rules_31_io_Cache_out_1_Data = \rules_31.io_Cache_out_1_Data ;
  assign rules_31_io_Cache_out_1_State = \rules_31.io_Cache_out_1_State ;
  assign rules_31_io_Cache_out_2_Data = \rules_31.io_Cache_out_2_Data ;
  assign rules_31_io_Cache_out_2_State = \rules_31.io_Cache_out_2_State ;
  assign rules_31_io_Cache_out_3_Data = \rules_31.io_Cache_out_3_Data ;
  assign rules_31_io_Cache_out_3_State = \rules_31.io_Cache_out_3_State ;
  assign \rules_31.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_31.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_31.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_31.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_31.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_31.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_31.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_31.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_31_io_Chan1_out_0_Cmd = \rules_31.io_Chan1_out_0_Cmd ;
  assign rules_31_io_Chan1_out_0_Data = \rules_31.io_Chan1_out_0_Data ;
  assign rules_31_io_Chan1_out_1_Cmd = \rules_31.io_Chan1_out_1_Cmd ;
  assign rules_31_io_Chan1_out_1_Data = \rules_31.io_Chan1_out_1_Data ;
  assign rules_31_io_Chan1_out_2_Cmd = \rules_31.io_Chan1_out_2_Cmd ;
  assign rules_31_io_Chan1_out_2_Data = \rules_31.io_Chan1_out_2_Data ;
  assign rules_31_io_Chan1_out_3_Cmd = \rules_31.io_Chan1_out_3_Cmd ;
  assign rules_31_io_Chan1_out_3_Data = \rules_31.io_Chan1_out_3_Data ;
  assign \rules_31.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_31.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_31.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_31.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_31.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_31.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_31.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_31.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_31_io_Chan2_out_0_Cmd = \rules_31.io_Chan2_out_0_Cmd ;
  assign rules_31_io_Chan2_out_0_Data = \rules_31.io_Chan2_out_0_Data ;
  assign rules_31_io_Chan2_out_1_Cmd = \rules_31.io_Chan2_out_1_Cmd ;
  assign rules_31_io_Chan2_out_1_Data = \rules_31.io_Chan2_out_1_Data ;
  assign rules_31_io_Chan2_out_2_Cmd = \rules_31.io_Chan2_out_2_Cmd ;
  assign rules_31_io_Chan2_out_2_Data = \rules_31.io_Chan2_out_2_Data ;
  assign rules_31_io_Chan2_out_3_Cmd = \rules_31.io_Chan2_out_3_Cmd ;
  assign rules_31_io_Chan2_out_3_Data = \rules_31.io_Chan2_out_3_Data ;
  assign \rules_31.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_31.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_31.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_31.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_31.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_31.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_31.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_31.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_31_io_Chan3_out_0_Cmd = \rules_31.io_Chan3_out_0_Cmd ;
  assign rules_31_io_Chan3_out_0_Data = \rules_31.io_Chan3_out_0_Data ;
  assign rules_31_io_Chan3_out_1_Cmd = \rules_31.io_Chan3_out_1_Cmd ;
  assign rules_31_io_Chan3_out_1_Data = \rules_31.io_Chan3_out_1_Data ;
  assign rules_31_io_Chan3_out_2_Cmd = \rules_31.io_Chan3_out_2_Cmd ;
  assign rules_31_io_Chan3_out_2_Data = \rules_31.io_Chan3_out_2_Data ;
  assign rules_31_io_Chan3_out_3_Cmd = \rules_31.io_Chan3_out_3_Cmd ;
  assign rules_31_io_Chan3_out_3_Data = \rules_31.io_Chan3_out_3_Data ;
  assign \rules_31.io_CurCmd_in  = CurCmd_reg;
  assign rules_31_io_CurCmd_out = \rules_31.io_CurCmd_out ;
  assign \rules_31.io_CurPtr_in  = CurPtr_reg;
  assign rules_31_io_CurPtr_out = \rules_31.io_CurPtr_out ;
  assign \rules_31.io_ExGntd_in  = ExGntd_reg;
  assign rules_31_io_ExGntd_out = \rules_31.io_ExGntd_out ;
  assign \rules_31.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_31.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_31.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_31.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_31_io_InvSet_out_0 = \rules_31.io_InvSet_out_0 ;
  assign rules_31_io_InvSet_out_1 = \rules_31.io_InvSet_out_1 ;
  assign rules_31_io_InvSet_out_2 = \rules_31.io_InvSet_out_2 ;
  assign rules_31_io_InvSet_out_3 = \rules_31.io_InvSet_out_3 ;
  assign \rules_31.io_MemData_in  = MemData_reg;
  assign rules_31_io_MemData_out = \rules_31.io_MemData_out ;
  assign \rules_31.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_31.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_31.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_31.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_31_io_ShrSet_out_0 = \rules_31.io_ShrSet_out_0 ;
  assign rules_31_io_ShrSet_out_1 = \rules_31.io_ShrSet_out_1 ;
  assign rules_31_io_ShrSet_out_2 = \rules_31.io_ShrSet_out_2 ;
  assign rules_31_io_ShrSet_out_3 = \rules_31.io_ShrSet_out_3 ;
  assign \rules_31.io_en_r  = rules_31_io_en_r;
  assign \rules_30.io_AuxData_out  = \rules_30.io_AuxData_in ;
  assign \rules_30.io_Cache_out_0_Data  = \rules_30.io_Cache_in_0_Data ;
  assign \rules_30.io_Cache_out_0_State  = \rules_30.io_Cache_in_0_State ;
  assign \rules_30.io_Cache_out_1_Data  = \rules_30.io_Cache_in_1_Data ;
  assign \rules_30.io_Cache_out_1_State  = \rules_30.io_Cache_in_1_State ;
  assign \rules_30.io_Cache_out_3_Data  = \rules_30.io_Cache_in_3_Data ;
  assign \rules_30.io_Cache_out_3_State  = \rules_30.io_Cache_in_3_State ;
  assign \rules_30.io_Chan1_out_0_Cmd  = \rules_30.io_Chan1_in_0_Cmd ;
  assign \rules_30.io_Chan1_out_0_Data  = \rules_30.io_Chan1_in_0_Data ;
  assign \rules_30.io_Chan1_out_1_Cmd  = \rules_30.io_Chan1_in_1_Cmd ;
  assign \rules_30.io_Chan1_out_1_Data  = \rules_30.io_Chan1_in_1_Data ;
  assign \rules_30.io_Chan1_out_2_Cmd  = \rules_30.io_Chan1_in_2_Cmd ;
  assign \rules_30.io_Chan1_out_2_Data  = \rules_30.io_Chan1_in_2_Data ;
  assign \rules_30.io_Chan1_out_3_Cmd  = \rules_30.io_Chan1_in_3_Cmd ;
  assign \rules_30.io_Chan1_out_3_Data  = \rules_30.io_Chan1_in_3_Data ;
  assign \rules_30.io_Chan2_out_0_Cmd  = \rules_30.io_Chan2_in_0_Cmd ;
  assign \rules_30.io_Chan2_out_0_Data  = \rules_30.io_Chan2_in_0_Data ;
  assign \rules_30.io_Chan2_out_1_Cmd  = \rules_30.io_Chan2_in_1_Cmd ;
  assign \rules_30.io_Chan2_out_1_Data  = \rules_30.io_Chan2_in_1_Data ;
  assign \rules_30.io_Chan2_out_2_Data  = \rules_30.io_Chan2_in_2_Data ;
  assign \rules_30.io_Chan2_out_3_Cmd  = \rules_30.io_Chan2_in_3_Cmd ;
  assign \rules_30.io_Chan2_out_3_Data  = \rules_30.io_Chan2_in_3_Data ;
  assign \rules_30.io_Chan3_out_0_Cmd  = \rules_30.io_Chan3_in_0_Cmd ;
  assign \rules_30.io_Chan3_out_0_Data  = \rules_30.io_Chan3_in_0_Data ;
  assign \rules_30.io_Chan3_out_1_Cmd  = \rules_30.io_Chan3_in_1_Cmd ;
  assign \rules_30.io_Chan3_out_1_Data  = \rules_30.io_Chan3_in_1_Data ;
  assign \rules_30.io_Chan3_out_2_Cmd  = \rules_30.io_Chan3_in_2_Cmd ;
  assign \rules_30.io_Chan3_out_2_Data  = \rules_30.io_Chan3_in_2_Data ;
  assign \rules_30.io_Chan3_out_3_Cmd  = \rules_30.io_Chan3_in_3_Cmd ;
  assign \rules_30.io_Chan3_out_3_Data  = \rules_30.io_Chan3_in_3_Data ;
  assign \rules_30.io_CurCmd_out  = \rules_30.io_CurCmd_in ;
  assign \rules_30.io_CurPtr_out  = \rules_30.io_CurPtr_in ;
  assign \rules_30.io_ExGntd_out  = \rules_30.io_ExGntd_in ;
  assign \rules_30.io_InvSet_out_0  = \rules_30.io_InvSet_in_0 ;
  assign \rules_30.io_InvSet_out_1  = \rules_30.io_InvSet_in_1 ;
  assign \rules_30.io_InvSet_out_2  = \rules_30.io_InvSet_in_2 ;
  assign \rules_30.io_InvSet_out_3  = \rules_30.io_InvSet_in_3 ;
  assign \rules_30.io_MemData_out  = \rules_30.io_MemData_in ;
  assign \rules_30.io_ShrSet_out_0  = \rules_30.io_ShrSet_in_0 ;
  assign \rules_30.io_ShrSet_out_1  = \rules_30.io_ShrSet_in_1 ;
  assign \rules_30.io_ShrSet_out_2  = \rules_30.io_ShrSet_in_2 ;
  assign \rules_30.io_ShrSet_out_3  = \rules_30.io_ShrSet_in_3 ;
  assign \rules_30.io_AuxData_in  = AuxData_reg;
  assign rules_30_io_AuxData_out = \rules_30.io_AuxData_out ;
  assign \rules_30.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_30.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_30.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_30.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_30.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_30.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_30.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_30.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_30_io_Cache_out_0_Data = \rules_30.io_Cache_out_0_Data ;
  assign rules_30_io_Cache_out_0_State = \rules_30.io_Cache_out_0_State ;
  assign rules_30_io_Cache_out_1_Data = \rules_30.io_Cache_out_1_Data ;
  assign rules_30_io_Cache_out_1_State = \rules_30.io_Cache_out_1_State ;
  assign rules_30_io_Cache_out_2_Data = \rules_30.io_Cache_out_2_Data ;
  assign rules_30_io_Cache_out_2_State = \rules_30.io_Cache_out_2_State ;
  assign rules_30_io_Cache_out_3_Data = \rules_30.io_Cache_out_3_Data ;
  assign rules_30_io_Cache_out_3_State = \rules_30.io_Cache_out_3_State ;
  assign \rules_30.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_30.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_30.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_30.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_30.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_30.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_30.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_30.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_30_io_Chan1_out_0_Cmd = \rules_30.io_Chan1_out_0_Cmd ;
  assign rules_30_io_Chan1_out_0_Data = \rules_30.io_Chan1_out_0_Data ;
  assign rules_30_io_Chan1_out_1_Cmd = \rules_30.io_Chan1_out_1_Cmd ;
  assign rules_30_io_Chan1_out_1_Data = \rules_30.io_Chan1_out_1_Data ;
  assign rules_30_io_Chan1_out_2_Cmd = \rules_30.io_Chan1_out_2_Cmd ;
  assign rules_30_io_Chan1_out_2_Data = \rules_30.io_Chan1_out_2_Data ;
  assign rules_30_io_Chan1_out_3_Cmd = \rules_30.io_Chan1_out_3_Cmd ;
  assign rules_30_io_Chan1_out_3_Data = \rules_30.io_Chan1_out_3_Data ;
  assign \rules_30.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_30.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_30.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_30.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_30.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_30.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_30.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_30.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_30_io_Chan2_out_0_Cmd = \rules_30.io_Chan2_out_0_Cmd ;
  assign rules_30_io_Chan2_out_0_Data = \rules_30.io_Chan2_out_0_Data ;
  assign rules_30_io_Chan2_out_1_Cmd = \rules_30.io_Chan2_out_1_Cmd ;
  assign rules_30_io_Chan2_out_1_Data = \rules_30.io_Chan2_out_1_Data ;
  assign rules_30_io_Chan2_out_2_Cmd = \rules_30.io_Chan2_out_2_Cmd ;
  assign rules_30_io_Chan2_out_2_Data = \rules_30.io_Chan2_out_2_Data ;
  assign rules_30_io_Chan2_out_3_Cmd = \rules_30.io_Chan2_out_3_Cmd ;
  assign rules_30_io_Chan2_out_3_Data = \rules_30.io_Chan2_out_3_Data ;
  assign \rules_30.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_30.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_30.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_30.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_30.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_30.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_30.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_30.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_30_io_Chan3_out_0_Cmd = \rules_30.io_Chan3_out_0_Cmd ;
  assign rules_30_io_Chan3_out_0_Data = \rules_30.io_Chan3_out_0_Data ;
  assign rules_30_io_Chan3_out_1_Cmd = \rules_30.io_Chan3_out_1_Cmd ;
  assign rules_30_io_Chan3_out_1_Data = \rules_30.io_Chan3_out_1_Data ;
  assign rules_30_io_Chan3_out_2_Cmd = \rules_30.io_Chan3_out_2_Cmd ;
  assign rules_30_io_Chan3_out_2_Data = \rules_30.io_Chan3_out_2_Data ;
  assign rules_30_io_Chan3_out_3_Cmd = \rules_30.io_Chan3_out_3_Cmd ;
  assign rules_30_io_Chan3_out_3_Data = \rules_30.io_Chan3_out_3_Data ;
  assign \rules_30.io_CurCmd_in  = CurCmd_reg;
  assign rules_30_io_CurCmd_out = \rules_30.io_CurCmd_out ;
  assign \rules_30.io_CurPtr_in  = CurPtr_reg;
  assign rules_30_io_CurPtr_out = \rules_30.io_CurPtr_out ;
  assign \rules_30.io_ExGntd_in  = ExGntd_reg;
  assign rules_30_io_ExGntd_out = \rules_30.io_ExGntd_out ;
  assign \rules_30.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_30.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_30.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_30.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_30_io_InvSet_out_0 = \rules_30.io_InvSet_out_0 ;
  assign rules_30_io_InvSet_out_1 = \rules_30.io_InvSet_out_1 ;
  assign rules_30_io_InvSet_out_2 = \rules_30.io_InvSet_out_2 ;
  assign rules_30_io_InvSet_out_3 = \rules_30.io_InvSet_out_3 ;
  assign \rules_30.io_MemData_in  = MemData_reg;
  assign rules_30_io_MemData_out = \rules_30.io_MemData_out ;
  assign \rules_30.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_30.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_30.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_30.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_30_io_ShrSet_out_0 = \rules_30.io_ShrSet_out_0 ;
  assign rules_30_io_ShrSet_out_1 = \rules_30.io_ShrSet_out_1 ;
  assign rules_30_io_ShrSet_out_2 = \rules_30.io_ShrSet_out_2 ;
  assign rules_30_io_ShrSet_out_3 = \rules_30.io_ShrSet_out_3 ;
  assign \rules_30.io_en_r  = rules_30_io_en_r;
  assign \rules_3.io_Cache_out_0_Data  = \rules_3.io_Cache_in_0_Data ;
  assign \rules_3.io_Cache_out_0_State  = \rules_3.io_Cache_in_0_State ;
  assign \rules_3.io_Cache_out_1_State  = \rules_3.io_Cache_in_1_State ;
  assign \rules_3.io_Cache_out_2_Data  = \rules_3.io_Cache_in_2_Data ;
  assign \rules_3.io_Cache_out_2_State  = \rules_3.io_Cache_in_2_State ;
  assign \rules_3.io_Cache_out_3_Data  = \rules_3.io_Cache_in_3_Data ;
  assign \rules_3.io_Cache_out_3_State  = \rules_3.io_Cache_in_3_State ;
  assign \rules_3.io_Chan1_out_0_Cmd  = \rules_3.io_Chan1_in_0_Cmd ;
  assign \rules_3.io_Chan1_out_0_Data  = \rules_3.io_Chan1_in_0_Data ;
  assign \rules_3.io_Chan1_out_1_Cmd  = \rules_3.io_Chan1_in_1_Cmd ;
  assign \rules_3.io_Chan1_out_1_Data  = \rules_3.io_Chan1_in_1_Data ;
  assign \rules_3.io_Chan1_out_2_Cmd  = \rules_3.io_Chan1_in_2_Cmd ;
  assign \rules_3.io_Chan1_out_2_Data  = \rules_3.io_Chan1_in_2_Data ;
  assign \rules_3.io_Chan1_out_3_Cmd  = \rules_3.io_Chan1_in_3_Cmd ;
  assign \rules_3.io_Chan1_out_3_Data  = \rules_3.io_Chan1_in_3_Data ;
  assign \rules_3.io_Chan2_out_0_Cmd  = \rules_3.io_Chan2_in_0_Cmd ;
  assign \rules_3.io_Chan2_out_0_Data  = \rules_3.io_Chan2_in_0_Data ;
  assign \rules_3.io_Chan2_out_1_Cmd  = \rules_3.io_Chan2_in_1_Cmd ;
  assign \rules_3.io_Chan2_out_1_Data  = \rules_3.io_Chan2_in_1_Data ;
  assign \rules_3.io_Chan2_out_2_Cmd  = \rules_3.io_Chan2_in_2_Cmd ;
  assign \rules_3.io_Chan2_out_2_Data  = \rules_3.io_Chan2_in_2_Data ;
  assign \rules_3.io_Chan2_out_3_Cmd  = \rules_3.io_Chan2_in_3_Cmd ;
  assign \rules_3.io_Chan2_out_3_Data  = \rules_3.io_Chan2_in_3_Data ;
  assign \rules_3.io_Chan3_out_0_Cmd  = \rules_3.io_Chan3_in_0_Cmd ;
  assign \rules_3.io_Chan3_out_0_Data  = \rules_3.io_Chan3_in_0_Data ;
  assign \rules_3.io_Chan3_out_1_Cmd  = \rules_3.io_Chan3_in_1_Cmd ;
  assign \rules_3.io_Chan3_out_1_Data  = \rules_3.io_Chan3_in_1_Data ;
  assign \rules_3.io_Chan3_out_2_Cmd  = \rules_3.io_Chan3_in_2_Cmd ;
  assign \rules_3.io_Chan3_out_2_Data  = \rules_3.io_Chan3_in_2_Data ;
  assign \rules_3.io_Chan3_out_3_Cmd  = \rules_3.io_Chan3_in_3_Cmd ;
  assign \rules_3.io_Chan3_out_3_Data  = \rules_3.io_Chan3_in_3_Data ;
  assign \rules_3.io_CurCmd_out  = \rules_3.io_CurCmd_in ;
  assign \rules_3.io_CurPtr_out  = \rules_3.io_CurPtr_in ;
  assign \rules_3.io_ExGntd_out  = \rules_3.io_ExGntd_in ;
  assign \rules_3.io_InvSet_out_0  = \rules_3.io_InvSet_in_0 ;
  assign \rules_3.io_InvSet_out_1  = \rules_3.io_InvSet_in_1 ;
  assign \rules_3.io_InvSet_out_2  = \rules_3.io_InvSet_in_2 ;
  assign \rules_3.io_InvSet_out_3  = \rules_3.io_InvSet_in_3 ;
  assign \rules_3.io_MemData_out  = \rules_3.io_MemData_in ;
  assign \rules_3.io_ShrSet_out_0  = \rules_3.io_ShrSet_in_0 ;
  assign \rules_3.io_ShrSet_out_1  = \rules_3.io_ShrSet_in_1 ;
  assign \rules_3.io_ShrSet_out_2  = \rules_3.io_ShrSet_in_2 ;
  assign \rules_3.io_ShrSet_out_3  = \rules_3.io_ShrSet_in_3 ;
  assign \rules_3.io_AuxData_in  = AuxData_reg;
  assign rules_3_io_AuxData_out = \rules_3.io_AuxData_out ;
  assign \rules_3.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_3.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_3.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_3.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_3.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_3.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_3.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_3.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_3_io_Cache_out_0_Data = \rules_3.io_Cache_out_0_Data ;
  assign rules_3_io_Cache_out_0_State = \rules_3.io_Cache_out_0_State ;
  assign rules_3_io_Cache_out_1_Data = \rules_3.io_Cache_out_1_Data ;
  assign rules_3_io_Cache_out_1_State = \rules_3.io_Cache_out_1_State ;
  assign rules_3_io_Cache_out_2_Data = \rules_3.io_Cache_out_2_Data ;
  assign rules_3_io_Cache_out_2_State = \rules_3.io_Cache_out_2_State ;
  assign rules_3_io_Cache_out_3_Data = \rules_3.io_Cache_out_3_Data ;
  assign rules_3_io_Cache_out_3_State = \rules_3.io_Cache_out_3_State ;
  assign \rules_3.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_3.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_3.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_3.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_3.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_3.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_3.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_3.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_3_io_Chan1_out_0_Cmd = \rules_3.io_Chan1_out_0_Cmd ;
  assign rules_3_io_Chan1_out_0_Data = \rules_3.io_Chan1_out_0_Data ;
  assign rules_3_io_Chan1_out_1_Cmd = \rules_3.io_Chan1_out_1_Cmd ;
  assign rules_3_io_Chan1_out_1_Data = \rules_3.io_Chan1_out_1_Data ;
  assign rules_3_io_Chan1_out_2_Cmd = \rules_3.io_Chan1_out_2_Cmd ;
  assign rules_3_io_Chan1_out_2_Data = \rules_3.io_Chan1_out_2_Data ;
  assign rules_3_io_Chan1_out_3_Cmd = \rules_3.io_Chan1_out_3_Cmd ;
  assign rules_3_io_Chan1_out_3_Data = \rules_3.io_Chan1_out_3_Data ;
  assign \rules_3.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_3.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_3.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_3.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_3.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_3.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_3.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_3.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_3_io_Chan2_out_0_Cmd = \rules_3.io_Chan2_out_0_Cmd ;
  assign rules_3_io_Chan2_out_0_Data = \rules_3.io_Chan2_out_0_Data ;
  assign rules_3_io_Chan2_out_1_Cmd = \rules_3.io_Chan2_out_1_Cmd ;
  assign rules_3_io_Chan2_out_1_Data = \rules_3.io_Chan2_out_1_Data ;
  assign rules_3_io_Chan2_out_2_Cmd = \rules_3.io_Chan2_out_2_Cmd ;
  assign rules_3_io_Chan2_out_2_Data = \rules_3.io_Chan2_out_2_Data ;
  assign rules_3_io_Chan2_out_3_Cmd = \rules_3.io_Chan2_out_3_Cmd ;
  assign rules_3_io_Chan2_out_3_Data = \rules_3.io_Chan2_out_3_Data ;
  assign \rules_3.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_3.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_3.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_3.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_3.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_3.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_3.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_3.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_3_io_Chan3_out_0_Cmd = \rules_3.io_Chan3_out_0_Cmd ;
  assign rules_3_io_Chan3_out_0_Data = \rules_3.io_Chan3_out_0_Data ;
  assign rules_3_io_Chan3_out_1_Cmd = \rules_3.io_Chan3_out_1_Cmd ;
  assign rules_3_io_Chan3_out_1_Data = \rules_3.io_Chan3_out_1_Data ;
  assign rules_3_io_Chan3_out_2_Cmd = \rules_3.io_Chan3_out_2_Cmd ;
  assign rules_3_io_Chan3_out_2_Data = \rules_3.io_Chan3_out_2_Data ;
  assign rules_3_io_Chan3_out_3_Cmd = \rules_3.io_Chan3_out_3_Cmd ;
  assign rules_3_io_Chan3_out_3_Data = \rules_3.io_Chan3_out_3_Data ;
  assign \rules_3.io_CurCmd_in  = CurCmd_reg;
  assign rules_3_io_CurCmd_out = \rules_3.io_CurCmd_out ;
  assign \rules_3.io_CurPtr_in  = CurPtr_reg;
  assign rules_3_io_CurPtr_out = \rules_3.io_CurPtr_out ;
  assign \rules_3.io_ExGntd_in  = ExGntd_reg;
  assign rules_3_io_ExGntd_out = \rules_3.io_ExGntd_out ;
  assign \rules_3.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_3.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_3.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_3.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_3_io_InvSet_out_0 = \rules_3.io_InvSet_out_0 ;
  assign rules_3_io_InvSet_out_1 = \rules_3.io_InvSet_out_1 ;
  assign rules_3_io_InvSet_out_2 = \rules_3.io_InvSet_out_2 ;
  assign rules_3_io_InvSet_out_3 = \rules_3.io_InvSet_out_3 ;
  assign \rules_3.io_MemData_in  = MemData_reg;
  assign rules_3_io_MemData_out = \rules_3.io_MemData_out ;
  assign \rules_3.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_3.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_3.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_3.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_3_io_ShrSet_out_0 = \rules_3.io_ShrSet_out_0 ;
  assign rules_3_io_ShrSet_out_1 = \rules_3.io_ShrSet_out_1 ;
  assign rules_3_io_ShrSet_out_2 = \rules_3.io_ShrSet_out_2 ;
  assign rules_3_io_ShrSet_out_3 = \rules_3.io_ShrSet_out_3 ;
  assign \rules_3.io_en_r  = rules_3_io_en_r;
  assign \rules_29.io_AuxData_out  = \rules_29.io_AuxData_in ;
  assign \rules_29.io_Cache_out_0_Data  = \rules_29.io_Cache_in_0_Data ;
  assign \rules_29.io_Cache_out_0_State  = \rules_29.io_Cache_in_0_State ;
  assign \rules_29.io_Cache_out_2_Data  = \rules_29.io_Cache_in_2_Data ;
  assign \rules_29.io_Cache_out_2_State  = \rules_29.io_Cache_in_2_State ;
  assign \rules_29.io_Cache_out_3_Data  = \rules_29.io_Cache_in_3_Data ;
  assign \rules_29.io_Cache_out_3_State  = \rules_29.io_Cache_in_3_State ;
  assign \rules_29.io_Chan1_out_0_Cmd  = \rules_29.io_Chan1_in_0_Cmd ;
  assign \rules_29.io_Chan1_out_0_Data  = \rules_29.io_Chan1_in_0_Data ;
  assign \rules_29.io_Chan1_out_1_Cmd  = \rules_29.io_Chan1_in_1_Cmd ;
  assign \rules_29.io_Chan1_out_1_Data  = \rules_29.io_Chan1_in_1_Data ;
  assign \rules_29.io_Chan1_out_2_Cmd  = \rules_29.io_Chan1_in_2_Cmd ;
  assign \rules_29.io_Chan1_out_2_Data  = \rules_29.io_Chan1_in_2_Data ;
  assign \rules_29.io_Chan1_out_3_Cmd  = \rules_29.io_Chan1_in_3_Cmd ;
  assign \rules_29.io_Chan1_out_3_Data  = \rules_29.io_Chan1_in_3_Data ;
  assign \rules_29.io_Chan2_out_0_Cmd  = \rules_29.io_Chan2_in_0_Cmd ;
  assign \rules_29.io_Chan2_out_0_Data  = \rules_29.io_Chan2_in_0_Data ;
  assign \rules_29.io_Chan2_out_1_Data  = \rules_29.io_Chan2_in_1_Data ;
  assign \rules_29.io_Chan2_out_2_Cmd  = \rules_29.io_Chan2_in_2_Cmd ;
  assign \rules_29.io_Chan2_out_2_Data  = \rules_29.io_Chan2_in_2_Data ;
  assign \rules_29.io_Chan2_out_3_Cmd  = \rules_29.io_Chan2_in_3_Cmd ;
  assign \rules_29.io_Chan2_out_3_Data  = \rules_29.io_Chan2_in_3_Data ;
  assign \rules_29.io_Chan3_out_0_Cmd  = \rules_29.io_Chan3_in_0_Cmd ;
  assign \rules_29.io_Chan3_out_0_Data  = \rules_29.io_Chan3_in_0_Data ;
  assign \rules_29.io_Chan3_out_1_Cmd  = \rules_29.io_Chan3_in_1_Cmd ;
  assign \rules_29.io_Chan3_out_1_Data  = \rules_29.io_Chan3_in_1_Data ;
  assign \rules_29.io_Chan3_out_2_Cmd  = \rules_29.io_Chan3_in_2_Cmd ;
  assign \rules_29.io_Chan3_out_2_Data  = \rules_29.io_Chan3_in_2_Data ;
  assign \rules_29.io_Chan3_out_3_Cmd  = \rules_29.io_Chan3_in_3_Cmd ;
  assign \rules_29.io_Chan3_out_3_Data  = \rules_29.io_Chan3_in_3_Data ;
  assign \rules_29.io_CurCmd_out  = \rules_29.io_CurCmd_in ;
  assign \rules_29.io_CurPtr_out  = \rules_29.io_CurPtr_in ;
  assign \rules_29.io_ExGntd_out  = \rules_29.io_ExGntd_in ;
  assign \rules_29.io_InvSet_out_0  = \rules_29.io_InvSet_in_0 ;
  assign \rules_29.io_InvSet_out_1  = \rules_29.io_InvSet_in_1 ;
  assign \rules_29.io_InvSet_out_2  = \rules_29.io_InvSet_in_2 ;
  assign \rules_29.io_InvSet_out_3  = \rules_29.io_InvSet_in_3 ;
  assign \rules_29.io_MemData_out  = \rules_29.io_MemData_in ;
  assign \rules_29.io_ShrSet_out_0  = \rules_29.io_ShrSet_in_0 ;
  assign \rules_29.io_ShrSet_out_1  = \rules_29.io_ShrSet_in_1 ;
  assign \rules_29.io_ShrSet_out_2  = \rules_29.io_ShrSet_in_2 ;
  assign \rules_29.io_ShrSet_out_3  = \rules_29.io_ShrSet_in_3 ;
  assign \rules_29.io_AuxData_in  = AuxData_reg;
  assign rules_29_io_AuxData_out = \rules_29.io_AuxData_out ;
  assign \rules_29.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_29.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_29.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_29.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_29.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_29.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_29.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_29.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_29_io_Cache_out_0_Data = \rules_29.io_Cache_out_0_Data ;
  assign rules_29_io_Cache_out_0_State = \rules_29.io_Cache_out_0_State ;
  assign rules_29_io_Cache_out_1_Data = \rules_29.io_Cache_out_1_Data ;
  assign rules_29_io_Cache_out_1_State = \rules_29.io_Cache_out_1_State ;
  assign rules_29_io_Cache_out_2_Data = \rules_29.io_Cache_out_2_Data ;
  assign rules_29_io_Cache_out_2_State = \rules_29.io_Cache_out_2_State ;
  assign rules_29_io_Cache_out_3_Data = \rules_29.io_Cache_out_3_Data ;
  assign rules_29_io_Cache_out_3_State = \rules_29.io_Cache_out_3_State ;
  assign \rules_29.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_29.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_29.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_29.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_29.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_29.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_29.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_29.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_29_io_Chan1_out_0_Cmd = \rules_29.io_Chan1_out_0_Cmd ;
  assign rules_29_io_Chan1_out_0_Data = \rules_29.io_Chan1_out_0_Data ;
  assign rules_29_io_Chan1_out_1_Cmd = \rules_29.io_Chan1_out_1_Cmd ;
  assign rules_29_io_Chan1_out_1_Data = \rules_29.io_Chan1_out_1_Data ;
  assign rules_29_io_Chan1_out_2_Cmd = \rules_29.io_Chan1_out_2_Cmd ;
  assign rules_29_io_Chan1_out_2_Data = \rules_29.io_Chan1_out_2_Data ;
  assign rules_29_io_Chan1_out_3_Cmd = \rules_29.io_Chan1_out_3_Cmd ;
  assign rules_29_io_Chan1_out_3_Data = \rules_29.io_Chan1_out_3_Data ;
  assign \rules_29.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_29.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_29.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_29.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_29.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_29.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_29.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_29.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_29_io_Chan2_out_0_Cmd = \rules_29.io_Chan2_out_0_Cmd ;
  assign rules_29_io_Chan2_out_0_Data = \rules_29.io_Chan2_out_0_Data ;
  assign rules_29_io_Chan2_out_1_Cmd = \rules_29.io_Chan2_out_1_Cmd ;
  assign rules_29_io_Chan2_out_1_Data = \rules_29.io_Chan2_out_1_Data ;
  assign rules_29_io_Chan2_out_2_Cmd = \rules_29.io_Chan2_out_2_Cmd ;
  assign rules_29_io_Chan2_out_2_Data = \rules_29.io_Chan2_out_2_Data ;
  assign rules_29_io_Chan2_out_3_Cmd = \rules_29.io_Chan2_out_3_Cmd ;
  assign rules_29_io_Chan2_out_3_Data = \rules_29.io_Chan2_out_3_Data ;
  assign \rules_29.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_29.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_29.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_29.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_29.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_29.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_29.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_29.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_29_io_Chan3_out_0_Cmd = \rules_29.io_Chan3_out_0_Cmd ;
  assign rules_29_io_Chan3_out_0_Data = \rules_29.io_Chan3_out_0_Data ;
  assign rules_29_io_Chan3_out_1_Cmd = \rules_29.io_Chan3_out_1_Cmd ;
  assign rules_29_io_Chan3_out_1_Data = \rules_29.io_Chan3_out_1_Data ;
  assign rules_29_io_Chan3_out_2_Cmd = \rules_29.io_Chan3_out_2_Cmd ;
  assign rules_29_io_Chan3_out_2_Data = \rules_29.io_Chan3_out_2_Data ;
  assign rules_29_io_Chan3_out_3_Cmd = \rules_29.io_Chan3_out_3_Cmd ;
  assign rules_29_io_Chan3_out_3_Data = \rules_29.io_Chan3_out_3_Data ;
  assign \rules_29.io_CurCmd_in  = CurCmd_reg;
  assign rules_29_io_CurCmd_out = \rules_29.io_CurCmd_out ;
  assign \rules_29.io_CurPtr_in  = CurPtr_reg;
  assign rules_29_io_CurPtr_out = \rules_29.io_CurPtr_out ;
  assign \rules_29.io_ExGntd_in  = ExGntd_reg;
  assign rules_29_io_ExGntd_out = \rules_29.io_ExGntd_out ;
  assign \rules_29.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_29.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_29.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_29.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_29_io_InvSet_out_0 = \rules_29.io_InvSet_out_0 ;
  assign rules_29_io_InvSet_out_1 = \rules_29.io_InvSet_out_1 ;
  assign rules_29_io_InvSet_out_2 = \rules_29.io_InvSet_out_2 ;
  assign rules_29_io_InvSet_out_3 = \rules_29.io_InvSet_out_3 ;
  assign \rules_29.io_MemData_in  = MemData_reg;
  assign rules_29_io_MemData_out = \rules_29.io_MemData_out ;
  assign \rules_29.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_29.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_29.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_29.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_29_io_ShrSet_out_0 = \rules_29.io_ShrSet_out_0 ;
  assign rules_29_io_ShrSet_out_1 = \rules_29.io_ShrSet_out_1 ;
  assign rules_29_io_ShrSet_out_2 = \rules_29.io_ShrSet_out_2 ;
  assign rules_29_io_ShrSet_out_3 = \rules_29.io_ShrSet_out_3 ;
  assign \rules_29.io_en_r  = rules_29_io_en_r;
  assign \rules_28.io_AuxData_out  = \rules_28.io_AuxData_in ;
  assign \rules_28.io_Cache_out_0_Data  = \rules_28.io_Cache_in_0_Data ;
  assign \rules_28.io_Cache_out_0_State  = \rules_28.io_Cache_in_0_State ;
  assign \rules_28.io_Cache_out_1_Data  = \rules_28.io_Cache_in_1_Data ;
  assign \rules_28.io_Cache_out_1_State  = \rules_28.io_Cache_in_1_State ;
  assign \rules_28.io_Cache_out_2_Data  = \rules_28.io_Cache_in_2_Data ;
  assign \rules_28.io_Cache_out_2_State  = \rules_28.io_Cache_in_2_State ;
  assign \rules_28.io_Cache_out_3_Data  = \rules_28.io_Cache_in_3_Data ;
  assign \rules_28.io_Cache_out_3_State  = \rules_28.io_Cache_in_3_State ;
  assign \rules_28.io_Chan1_out_0_Cmd  = \rules_28.io_Chan1_in_0_Cmd ;
  assign \rules_28.io_Chan1_out_0_Data  = \rules_28.io_Chan1_in_0_Data ;
  assign \rules_28.io_Chan1_out_1_Cmd  = \rules_28.io_Chan1_in_1_Cmd ;
  assign \rules_28.io_Chan1_out_1_Data  = \rules_28.io_Chan1_in_1_Data ;
  assign \rules_28.io_Chan1_out_2_Cmd  = \rules_28.io_Chan1_in_2_Cmd ;
  assign \rules_28.io_Chan1_out_2_Data  = \rules_28.io_Chan1_in_2_Data ;
  assign \rules_28.io_Chan1_out_3_Cmd  = \rules_28.io_Chan1_in_3_Cmd ;
  assign \rules_28.io_Chan1_out_3_Data  = \rules_28.io_Chan1_in_3_Data ;
  assign \rules_28.io_Chan2_out_0_Cmd  = \rules_28.io_Chan2_in_0_Cmd ;
  assign \rules_28.io_Chan2_out_0_Data  = \rules_28.io_Chan2_in_0_Data ;
  assign \rules_28.io_Chan2_out_1_Cmd  = \rules_28.io_Chan2_in_1_Cmd ;
  assign \rules_28.io_Chan2_out_1_Data  = \rules_28.io_Chan2_in_1_Data ;
  assign \rules_28.io_Chan2_out_2_Cmd  = \rules_28.io_Chan2_in_2_Cmd ;
  assign \rules_28.io_Chan2_out_2_Data  = \rules_28.io_Chan2_in_2_Data ;
  assign \rules_28.io_Chan3_out_0_Cmd  = \rules_28.io_Chan3_in_0_Cmd ;
  assign \rules_28.io_Chan3_out_0_Data  = \rules_28.io_Chan3_in_0_Data ;
  assign \rules_28.io_Chan3_out_1_Cmd  = \rules_28.io_Chan3_in_1_Cmd ;
  assign \rules_28.io_Chan3_out_1_Data  = \rules_28.io_Chan3_in_1_Data ;
  assign \rules_28.io_Chan3_out_2_Cmd  = \rules_28.io_Chan3_in_2_Cmd ;
  assign \rules_28.io_Chan3_out_2_Data  = \rules_28.io_Chan3_in_2_Data ;
  assign \rules_28.io_Chan3_out_3_Cmd  = \rules_28.io_Chan3_in_3_Cmd ;
  assign \rules_28.io_Chan3_out_3_Data  = \rules_28.io_Chan3_in_3_Data ;
  assign \rules_28.io_CurPtr_out  = \rules_28.io_CurPtr_in ;
  assign \rules_28.io_InvSet_out_0  = \rules_28.io_InvSet_in_0 ;
  assign \rules_28.io_InvSet_out_1  = \rules_28.io_InvSet_in_1 ;
  assign \rules_28.io_InvSet_out_2  = \rules_28.io_InvSet_in_2 ;
  assign \rules_28.io_InvSet_out_3  = \rules_28.io_InvSet_in_3 ;
  assign \rules_28.io_MemData_out  = \rules_28.io_MemData_in ;
  assign \rules_28.io_ShrSet_out_0  = \rules_28.io_ShrSet_in_0 ;
  assign \rules_28.io_ShrSet_out_1  = \rules_28.io_ShrSet_in_1 ;
  assign \rules_28.io_ShrSet_out_2  = \rules_28.io_ShrSet_in_2 ;
  assign \rules_28.io_AuxData_in  = AuxData_reg;
  assign rules_28_io_AuxData_out = \rules_28.io_AuxData_out ;
  assign \rules_28.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_28.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_28.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_28.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_28.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_28.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_28.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_28.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_28_io_Cache_out_0_Data = \rules_28.io_Cache_out_0_Data ;
  assign rules_28_io_Cache_out_0_State = \rules_28.io_Cache_out_0_State ;
  assign rules_28_io_Cache_out_1_Data = \rules_28.io_Cache_out_1_Data ;
  assign rules_28_io_Cache_out_1_State = \rules_28.io_Cache_out_1_State ;
  assign rules_28_io_Cache_out_2_Data = \rules_28.io_Cache_out_2_Data ;
  assign rules_28_io_Cache_out_2_State = \rules_28.io_Cache_out_2_State ;
  assign rules_28_io_Cache_out_3_Data = \rules_28.io_Cache_out_3_Data ;
  assign rules_28_io_Cache_out_3_State = \rules_28.io_Cache_out_3_State ;
  assign \rules_28.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_28.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_28.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_28.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_28.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_28.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_28.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_28.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_28_io_Chan1_out_0_Cmd = \rules_28.io_Chan1_out_0_Cmd ;
  assign rules_28_io_Chan1_out_0_Data = \rules_28.io_Chan1_out_0_Data ;
  assign rules_28_io_Chan1_out_1_Cmd = \rules_28.io_Chan1_out_1_Cmd ;
  assign rules_28_io_Chan1_out_1_Data = \rules_28.io_Chan1_out_1_Data ;
  assign rules_28_io_Chan1_out_2_Cmd = \rules_28.io_Chan1_out_2_Cmd ;
  assign rules_28_io_Chan1_out_2_Data = \rules_28.io_Chan1_out_2_Data ;
  assign rules_28_io_Chan1_out_3_Cmd = \rules_28.io_Chan1_out_3_Cmd ;
  assign rules_28_io_Chan1_out_3_Data = \rules_28.io_Chan1_out_3_Data ;
  assign \rules_28.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_28.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_28.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_28.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_28.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_28.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_28.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_28.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_28_io_Chan2_out_0_Cmd = \rules_28.io_Chan2_out_0_Cmd ;
  assign rules_28_io_Chan2_out_0_Data = \rules_28.io_Chan2_out_0_Data ;
  assign rules_28_io_Chan2_out_1_Cmd = \rules_28.io_Chan2_out_1_Cmd ;
  assign rules_28_io_Chan2_out_1_Data = \rules_28.io_Chan2_out_1_Data ;
  assign rules_28_io_Chan2_out_2_Cmd = \rules_28.io_Chan2_out_2_Cmd ;
  assign rules_28_io_Chan2_out_2_Data = \rules_28.io_Chan2_out_2_Data ;
  assign rules_28_io_Chan2_out_3_Cmd = \rules_28.io_Chan2_out_3_Cmd ;
  assign rules_28_io_Chan2_out_3_Data = \rules_28.io_Chan2_out_3_Data ;
  assign \rules_28.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_28.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_28.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_28.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_28.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_28.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_28.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_28.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_28_io_Chan3_out_0_Cmd = \rules_28.io_Chan3_out_0_Cmd ;
  assign rules_28_io_Chan3_out_0_Data = \rules_28.io_Chan3_out_0_Data ;
  assign rules_28_io_Chan3_out_1_Cmd = \rules_28.io_Chan3_out_1_Cmd ;
  assign rules_28_io_Chan3_out_1_Data = \rules_28.io_Chan3_out_1_Data ;
  assign rules_28_io_Chan3_out_2_Cmd = \rules_28.io_Chan3_out_2_Cmd ;
  assign rules_28_io_Chan3_out_2_Data = \rules_28.io_Chan3_out_2_Data ;
  assign rules_28_io_Chan3_out_3_Cmd = \rules_28.io_Chan3_out_3_Cmd ;
  assign rules_28_io_Chan3_out_3_Data = \rules_28.io_Chan3_out_3_Data ;
  assign \rules_28.io_CurCmd_in  = CurCmd_reg;
  assign rules_28_io_CurCmd_out = \rules_28.io_CurCmd_out ;
  assign \rules_28.io_CurPtr_in  = CurPtr_reg;
  assign rules_28_io_CurPtr_out = \rules_28.io_CurPtr_out ;
  assign \rules_28.io_ExGntd_in  = ExGntd_reg;
  assign rules_28_io_ExGntd_out = \rules_28.io_ExGntd_out ;
  assign \rules_28.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_28.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_28.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_28.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_28_io_InvSet_out_0 = \rules_28.io_InvSet_out_0 ;
  assign rules_28_io_InvSet_out_1 = \rules_28.io_InvSet_out_1 ;
  assign rules_28_io_InvSet_out_2 = \rules_28.io_InvSet_out_2 ;
  assign rules_28_io_InvSet_out_3 = \rules_28.io_InvSet_out_3 ;
  assign \rules_28.io_MemData_in  = MemData_reg;
  assign rules_28_io_MemData_out = \rules_28.io_MemData_out ;
  assign \rules_28.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_28.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_28.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_28.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_28_io_ShrSet_out_0 = \rules_28.io_ShrSet_out_0 ;
  assign rules_28_io_ShrSet_out_1 = \rules_28.io_ShrSet_out_1 ;
  assign rules_28_io_ShrSet_out_2 = \rules_28.io_ShrSet_out_2 ;
  assign rules_28_io_ShrSet_out_3 = \rules_28.io_ShrSet_out_3 ;
  assign \rules_28.io_en_r  = rules_28_io_en_r;
  assign \rules_27.io_AuxData_out  = \rules_27.io_AuxData_in ;
  assign \rules_27.io_Cache_out_0_Data  = \rules_27.io_Cache_in_0_Data ;
  assign \rules_27.io_Cache_out_0_State  = \rules_27.io_Cache_in_0_State ;
  assign \rules_27.io_Cache_out_1_Data  = \rules_27.io_Cache_in_1_Data ;
  assign \rules_27.io_Cache_out_1_State  = \rules_27.io_Cache_in_1_State ;
  assign \rules_27.io_Cache_out_2_Data  = \rules_27.io_Cache_in_2_Data ;
  assign \rules_27.io_Cache_out_2_State  = \rules_27.io_Cache_in_2_State ;
  assign \rules_27.io_Cache_out_3_Data  = \rules_27.io_Cache_in_3_Data ;
  assign \rules_27.io_Cache_out_3_State  = \rules_27.io_Cache_in_3_State ;
  assign \rules_27.io_Chan1_out_0_Cmd  = \rules_27.io_Chan1_in_0_Cmd ;
  assign \rules_27.io_Chan1_out_0_Data  = \rules_27.io_Chan1_in_0_Data ;
  assign \rules_27.io_Chan1_out_1_Cmd  = \rules_27.io_Chan1_in_1_Cmd ;
  assign \rules_27.io_Chan1_out_1_Data  = \rules_27.io_Chan1_in_1_Data ;
  assign \rules_27.io_Chan1_out_2_Cmd  = \rules_27.io_Chan1_in_2_Cmd ;
  assign \rules_27.io_Chan1_out_2_Data  = \rules_27.io_Chan1_in_2_Data ;
  assign \rules_27.io_Chan1_out_3_Cmd  = \rules_27.io_Chan1_in_3_Cmd ;
  assign \rules_27.io_Chan1_out_3_Data  = \rules_27.io_Chan1_in_3_Data ;
  assign \rules_27.io_Chan2_out_0_Cmd  = \rules_27.io_Chan2_in_0_Cmd ;
  assign \rules_27.io_Chan2_out_0_Data  = \rules_27.io_Chan2_in_0_Data ;
  assign \rules_27.io_Chan2_out_1_Cmd  = \rules_27.io_Chan2_in_1_Cmd ;
  assign \rules_27.io_Chan2_out_1_Data  = \rules_27.io_Chan2_in_1_Data ;
  assign \rules_27.io_Chan2_out_3_Cmd  = \rules_27.io_Chan2_in_3_Cmd ;
  assign \rules_27.io_Chan2_out_3_Data  = \rules_27.io_Chan2_in_3_Data ;
  assign \rules_27.io_Chan3_out_0_Cmd  = \rules_27.io_Chan3_in_0_Cmd ;
  assign \rules_27.io_Chan3_out_0_Data  = \rules_27.io_Chan3_in_0_Data ;
  assign \rules_27.io_Chan3_out_1_Cmd  = \rules_27.io_Chan3_in_1_Cmd ;
  assign \rules_27.io_Chan3_out_1_Data  = \rules_27.io_Chan3_in_1_Data ;
  assign \rules_27.io_Chan3_out_2_Cmd  = \rules_27.io_Chan3_in_2_Cmd ;
  assign \rules_27.io_Chan3_out_2_Data  = \rules_27.io_Chan3_in_2_Data ;
  assign \rules_27.io_Chan3_out_3_Cmd  = \rules_27.io_Chan3_in_3_Cmd ;
  assign \rules_27.io_Chan3_out_3_Data  = \rules_27.io_Chan3_in_3_Data ;
  assign \rules_27.io_CurPtr_out  = \rules_27.io_CurPtr_in ;
  assign \rules_27.io_InvSet_out_0  = \rules_27.io_InvSet_in_0 ;
  assign \rules_27.io_InvSet_out_1  = \rules_27.io_InvSet_in_1 ;
  assign \rules_27.io_InvSet_out_2  = \rules_27.io_InvSet_in_2 ;
  assign \rules_27.io_InvSet_out_3  = \rules_27.io_InvSet_in_3 ;
  assign \rules_27.io_MemData_out  = \rules_27.io_MemData_in ;
  assign \rules_27.io_ShrSet_out_0  = \rules_27.io_ShrSet_in_0 ;
  assign \rules_27.io_ShrSet_out_1  = \rules_27.io_ShrSet_in_1 ;
  assign \rules_27.io_ShrSet_out_3  = \rules_27.io_ShrSet_in_3 ;
  assign \rules_27.io_AuxData_in  = AuxData_reg;
  assign rules_27_io_AuxData_out = \rules_27.io_AuxData_out ;
  assign \rules_27.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_27.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_27.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_27.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_27.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_27.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_27.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_27.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_27_io_Cache_out_0_Data = \rules_27.io_Cache_out_0_Data ;
  assign rules_27_io_Cache_out_0_State = \rules_27.io_Cache_out_0_State ;
  assign rules_27_io_Cache_out_1_Data = \rules_27.io_Cache_out_1_Data ;
  assign rules_27_io_Cache_out_1_State = \rules_27.io_Cache_out_1_State ;
  assign rules_27_io_Cache_out_2_Data = \rules_27.io_Cache_out_2_Data ;
  assign rules_27_io_Cache_out_2_State = \rules_27.io_Cache_out_2_State ;
  assign rules_27_io_Cache_out_3_Data = \rules_27.io_Cache_out_3_Data ;
  assign rules_27_io_Cache_out_3_State = \rules_27.io_Cache_out_3_State ;
  assign \rules_27.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_27.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_27.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_27.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_27.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_27.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_27.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_27.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_27_io_Chan1_out_0_Cmd = \rules_27.io_Chan1_out_0_Cmd ;
  assign rules_27_io_Chan1_out_0_Data = \rules_27.io_Chan1_out_0_Data ;
  assign rules_27_io_Chan1_out_1_Cmd = \rules_27.io_Chan1_out_1_Cmd ;
  assign rules_27_io_Chan1_out_1_Data = \rules_27.io_Chan1_out_1_Data ;
  assign rules_27_io_Chan1_out_2_Cmd = \rules_27.io_Chan1_out_2_Cmd ;
  assign rules_27_io_Chan1_out_2_Data = \rules_27.io_Chan1_out_2_Data ;
  assign rules_27_io_Chan1_out_3_Cmd = \rules_27.io_Chan1_out_3_Cmd ;
  assign rules_27_io_Chan1_out_3_Data = \rules_27.io_Chan1_out_3_Data ;
  assign \rules_27.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_27.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_27.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_27.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_27.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_27.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_27.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_27.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_27_io_Chan2_out_0_Cmd = \rules_27.io_Chan2_out_0_Cmd ;
  assign rules_27_io_Chan2_out_0_Data = \rules_27.io_Chan2_out_0_Data ;
  assign rules_27_io_Chan2_out_1_Cmd = \rules_27.io_Chan2_out_1_Cmd ;
  assign rules_27_io_Chan2_out_1_Data = \rules_27.io_Chan2_out_1_Data ;
  assign rules_27_io_Chan2_out_2_Cmd = \rules_27.io_Chan2_out_2_Cmd ;
  assign rules_27_io_Chan2_out_2_Data = \rules_27.io_Chan2_out_2_Data ;
  assign rules_27_io_Chan2_out_3_Cmd = \rules_27.io_Chan2_out_3_Cmd ;
  assign rules_27_io_Chan2_out_3_Data = \rules_27.io_Chan2_out_3_Data ;
  assign \rules_27.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_27.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_27.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_27.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_27.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_27.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_27.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_27.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_27_io_Chan3_out_0_Cmd = \rules_27.io_Chan3_out_0_Cmd ;
  assign rules_27_io_Chan3_out_0_Data = \rules_27.io_Chan3_out_0_Data ;
  assign rules_27_io_Chan3_out_1_Cmd = \rules_27.io_Chan3_out_1_Cmd ;
  assign rules_27_io_Chan3_out_1_Data = \rules_27.io_Chan3_out_1_Data ;
  assign rules_27_io_Chan3_out_2_Cmd = \rules_27.io_Chan3_out_2_Cmd ;
  assign rules_27_io_Chan3_out_2_Data = \rules_27.io_Chan3_out_2_Data ;
  assign rules_27_io_Chan3_out_3_Cmd = \rules_27.io_Chan3_out_3_Cmd ;
  assign rules_27_io_Chan3_out_3_Data = \rules_27.io_Chan3_out_3_Data ;
  assign \rules_27.io_CurCmd_in  = CurCmd_reg;
  assign rules_27_io_CurCmd_out = \rules_27.io_CurCmd_out ;
  assign \rules_27.io_CurPtr_in  = CurPtr_reg;
  assign rules_27_io_CurPtr_out = \rules_27.io_CurPtr_out ;
  assign \rules_27.io_ExGntd_in  = ExGntd_reg;
  assign rules_27_io_ExGntd_out = \rules_27.io_ExGntd_out ;
  assign \rules_27.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_27.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_27.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_27.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_27_io_InvSet_out_0 = \rules_27.io_InvSet_out_0 ;
  assign rules_27_io_InvSet_out_1 = \rules_27.io_InvSet_out_1 ;
  assign rules_27_io_InvSet_out_2 = \rules_27.io_InvSet_out_2 ;
  assign rules_27_io_InvSet_out_3 = \rules_27.io_InvSet_out_3 ;
  assign \rules_27.io_MemData_in  = MemData_reg;
  assign rules_27_io_MemData_out = \rules_27.io_MemData_out ;
  assign \rules_27.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_27.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_27.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_27.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_27_io_ShrSet_out_0 = \rules_27.io_ShrSet_out_0 ;
  assign rules_27_io_ShrSet_out_1 = \rules_27.io_ShrSet_out_1 ;
  assign rules_27_io_ShrSet_out_2 = \rules_27.io_ShrSet_out_2 ;
  assign rules_27_io_ShrSet_out_3 = \rules_27.io_ShrSet_out_3 ;
  assign \rules_27.io_en_r  = rules_27_io_en_r;
  assign \rules_26.io_AuxData_out  = \rules_26.io_AuxData_in ;
  assign \rules_26.io_Cache_out_0_Data  = \rules_26.io_Cache_in_0_Data ;
  assign \rules_26.io_Cache_out_0_State  = \rules_26.io_Cache_in_0_State ;
  assign \rules_26.io_Cache_out_1_Data  = \rules_26.io_Cache_in_1_Data ;
  assign \rules_26.io_Cache_out_1_State  = \rules_26.io_Cache_in_1_State ;
  assign \rules_26.io_Cache_out_2_Data  = \rules_26.io_Cache_in_2_Data ;
  assign \rules_26.io_Cache_out_2_State  = \rules_26.io_Cache_in_2_State ;
  assign \rules_26.io_Cache_out_3_Data  = \rules_26.io_Cache_in_3_Data ;
  assign \rules_26.io_Cache_out_3_State  = \rules_26.io_Cache_in_3_State ;
  assign \rules_26.io_Chan1_out_0_Cmd  = \rules_26.io_Chan1_in_0_Cmd ;
  assign \rules_26.io_Chan1_out_0_Data  = \rules_26.io_Chan1_in_0_Data ;
  assign \rules_26.io_Chan1_out_1_Cmd  = \rules_26.io_Chan1_in_1_Cmd ;
  assign \rules_26.io_Chan1_out_1_Data  = \rules_26.io_Chan1_in_1_Data ;
  assign \rules_26.io_Chan1_out_2_Cmd  = \rules_26.io_Chan1_in_2_Cmd ;
  assign \rules_26.io_Chan1_out_2_Data  = \rules_26.io_Chan1_in_2_Data ;
  assign \rules_26.io_Chan1_out_3_Cmd  = \rules_26.io_Chan1_in_3_Cmd ;
  assign \rules_26.io_Chan1_out_3_Data  = \rules_26.io_Chan1_in_3_Data ;
  assign \rules_26.io_Chan2_out_0_Cmd  = \rules_26.io_Chan2_in_0_Cmd ;
  assign \rules_26.io_Chan2_out_0_Data  = \rules_26.io_Chan2_in_0_Data ;
  assign \rules_26.io_Chan2_out_2_Cmd  = \rules_26.io_Chan2_in_2_Cmd ;
  assign \rules_26.io_Chan2_out_2_Data  = \rules_26.io_Chan2_in_2_Data ;
  assign \rules_26.io_Chan2_out_3_Cmd  = \rules_26.io_Chan2_in_3_Cmd ;
  assign \rules_26.io_Chan2_out_3_Data  = \rules_26.io_Chan2_in_3_Data ;
  assign \rules_26.io_Chan3_out_0_Cmd  = \rules_26.io_Chan3_in_0_Cmd ;
  assign \rules_26.io_Chan3_out_0_Data  = \rules_26.io_Chan3_in_0_Data ;
  assign \rules_26.io_Chan3_out_1_Cmd  = \rules_26.io_Chan3_in_1_Cmd ;
  assign \rules_26.io_Chan3_out_1_Data  = \rules_26.io_Chan3_in_1_Data ;
  assign \rules_26.io_Chan3_out_2_Cmd  = \rules_26.io_Chan3_in_2_Cmd ;
  assign \rules_26.io_Chan3_out_2_Data  = \rules_26.io_Chan3_in_2_Data ;
  assign \rules_26.io_Chan3_out_3_Cmd  = \rules_26.io_Chan3_in_3_Cmd ;
  assign \rules_26.io_Chan3_out_3_Data  = \rules_26.io_Chan3_in_3_Data ;
  assign \rules_26.io_CurPtr_out  = \rules_26.io_CurPtr_in ;
  assign \rules_26.io_InvSet_out_0  = \rules_26.io_InvSet_in_0 ;
  assign \rules_26.io_InvSet_out_1  = \rules_26.io_InvSet_in_1 ;
  assign \rules_26.io_InvSet_out_2  = \rules_26.io_InvSet_in_2 ;
  assign \rules_26.io_InvSet_out_3  = \rules_26.io_InvSet_in_3 ;
  assign \rules_26.io_MemData_out  = \rules_26.io_MemData_in ;
  assign \rules_26.io_ShrSet_out_0  = \rules_26.io_ShrSet_in_0 ;
  assign \rules_26.io_ShrSet_out_2  = \rules_26.io_ShrSet_in_2 ;
  assign \rules_26.io_ShrSet_out_3  = \rules_26.io_ShrSet_in_3 ;
  assign \rules_26.io_AuxData_in  = AuxData_reg;
  assign rules_26_io_AuxData_out = \rules_26.io_AuxData_out ;
  assign \rules_26.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_26.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_26.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_26.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_26.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_26.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_26.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_26.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_26_io_Cache_out_0_Data = \rules_26.io_Cache_out_0_Data ;
  assign rules_26_io_Cache_out_0_State = \rules_26.io_Cache_out_0_State ;
  assign rules_26_io_Cache_out_1_Data = \rules_26.io_Cache_out_1_Data ;
  assign rules_26_io_Cache_out_1_State = \rules_26.io_Cache_out_1_State ;
  assign rules_26_io_Cache_out_2_Data = \rules_26.io_Cache_out_2_Data ;
  assign rules_26_io_Cache_out_2_State = \rules_26.io_Cache_out_2_State ;
  assign rules_26_io_Cache_out_3_Data = \rules_26.io_Cache_out_3_Data ;
  assign rules_26_io_Cache_out_3_State = \rules_26.io_Cache_out_3_State ;
  assign \rules_26.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_26.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_26.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_26.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_26.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_26.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_26.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_26.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_26_io_Chan1_out_0_Cmd = \rules_26.io_Chan1_out_0_Cmd ;
  assign rules_26_io_Chan1_out_0_Data = \rules_26.io_Chan1_out_0_Data ;
  assign rules_26_io_Chan1_out_1_Cmd = \rules_26.io_Chan1_out_1_Cmd ;
  assign rules_26_io_Chan1_out_1_Data = \rules_26.io_Chan1_out_1_Data ;
  assign rules_26_io_Chan1_out_2_Cmd = \rules_26.io_Chan1_out_2_Cmd ;
  assign rules_26_io_Chan1_out_2_Data = \rules_26.io_Chan1_out_2_Data ;
  assign rules_26_io_Chan1_out_3_Cmd = \rules_26.io_Chan1_out_3_Cmd ;
  assign rules_26_io_Chan1_out_3_Data = \rules_26.io_Chan1_out_3_Data ;
  assign \rules_26.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_26.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_26.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_26.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_26.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_26.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_26.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_26.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_26_io_Chan2_out_0_Cmd = \rules_26.io_Chan2_out_0_Cmd ;
  assign rules_26_io_Chan2_out_0_Data = \rules_26.io_Chan2_out_0_Data ;
  assign rules_26_io_Chan2_out_1_Cmd = \rules_26.io_Chan2_out_1_Cmd ;
  assign rules_26_io_Chan2_out_1_Data = \rules_26.io_Chan2_out_1_Data ;
  assign rules_26_io_Chan2_out_2_Cmd = \rules_26.io_Chan2_out_2_Cmd ;
  assign rules_26_io_Chan2_out_2_Data = \rules_26.io_Chan2_out_2_Data ;
  assign rules_26_io_Chan2_out_3_Cmd = \rules_26.io_Chan2_out_3_Cmd ;
  assign rules_26_io_Chan2_out_3_Data = \rules_26.io_Chan2_out_3_Data ;
  assign \rules_26.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_26.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_26.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_26.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_26.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_26.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_26.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_26.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_26_io_Chan3_out_0_Cmd = \rules_26.io_Chan3_out_0_Cmd ;
  assign rules_26_io_Chan3_out_0_Data = \rules_26.io_Chan3_out_0_Data ;
  assign rules_26_io_Chan3_out_1_Cmd = \rules_26.io_Chan3_out_1_Cmd ;
  assign rules_26_io_Chan3_out_1_Data = \rules_26.io_Chan3_out_1_Data ;
  assign rules_26_io_Chan3_out_2_Cmd = \rules_26.io_Chan3_out_2_Cmd ;
  assign rules_26_io_Chan3_out_2_Data = \rules_26.io_Chan3_out_2_Data ;
  assign rules_26_io_Chan3_out_3_Cmd = \rules_26.io_Chan3_out_3_Cmd ;
  assign rules_26_io_Chan3_out_3_Data = \rules_26.io_Chan3_out_3_Data ;
  assign \rules_26.io_CurCmd_in  = CurCmd_reg;
  assign rules_26_io_CurCmd_out = \rules_26.io_CurCmd_out ;
  assign \rules_26.io_CurPtr_in  = CurPtr_reg;
  assign rules_26_io_CurPtr_out = \rules_26.io_CurPtr_out ;
  assign \rules_26.io_ExGntd_in  = ExGntd_reg;
  assign rules_26_io_ExGntd_out = \rules_26.io_ExGntd_out ;
  assign \rules_26.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_26.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_26.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_26.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_26_io_InvSet_out_0 = \rules_26.io_InvSet_out_0 ;
  assign rules_26_io_InvSet_out_1 = \rules_26.io_InvSet_out_1 ;
  assign rules_26_io_InvSet_out_2 = \rules_26.io_InvSet_out_2 ;
  assign rules_26_io_InvSet_out_3 = \rules_26.io_InvSet_out_3 ;
  assign \rules_26.io_MemData_in  = MemData_reg;
  assign rules_26_io_MemData_out = \rules_26.io_MemData_out ;
  assign \rules_26.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_26.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_26.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_26.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_26_io_ShrSet_out_0 = \rules_26.io_ShrSet_out_0 ;
  assign rules_26_io_ShrSet_out_1 = \rules_26.io_ShrSet_out_1 ;
  assign rules_26_io_ShrSet_out_2 = \rules_26.io_ShrSet_out_2 ;
  assign rules_26_io_ShrSet_out_3 = \rules_26.io_ShrSet_out_3 ;
  assign \rules_26.io_en_r  = rules_26_io_en_r;
  assign \rules_25.io_AuxData_out  = \rules_25.io_AuxData_in ;
  assign \rules_25.io_Cache_out_0_Data  = \rules_25.io_Cache_in_0_Data ;
  assign \rules_25.io_Cache_out_0_State  = \rules_25.io_Cache_in_0_State ;
  assign \rules_25.io_Cache_out_1_Data  = \rules_25.io_Cache_in_1_Data ;
  assign \rules_25.io_Cache_out_1_State  = \rules_25.io_Cache_in_1_State ;
  assign \rules_25.io_Cache_out_2_Data  = \rules_25.io_Cache_in_2_Data ;
  assign \rules_25.io_Cache_out_2_State  = \rules_25.io_Cache_in_2_State ;
  assign \rules_25.io_Cache_out_3_Data  = \rules_25.io_Cache_in_3_Data ;
  assign \rules_25.io_Cache_out_3_State  = \rules_25.io_Cache_in_3_State ;
  assign \rules_25.io_Chan1_out_0_Cmd  = \rules_25.io_Chan1_in_0_Cmd ;
  assign \rules_25.io_Chan1_out_0_Data  = \rules_25.io_Chan1_in_0_Data ;
  assign \rules_25.io_Chan1_out_1_Cmd  = \rules_25.io_Chan1_in_1_Cmd ;
  assign \rules_25.io_Chan1_out_1_Data  = \rules_25.io_Chan1_in_1_Data ;
  assign \rules_25.io_Chan1_out_2_Cmd  = \rules_25.io_Chan1_in_2_Cmd ;
  assign \rules_25.io_Chan1_out_2_Data  = \rules_25.io_Chan1_in_2_Data ;
  assign \rules_25.io_Chan1_out_3_Cmd  = \rules_25.io_Chan1_in_3_Cmd ;
  assign \rules_25.io_Chan1_out_3_Data  = \rules_25.io_Chan1_in_3_Data ;
  assign \rules_25.io_Chan2_out_0_Cmd  = \rules_25.io_Chan2_in_0_Cmd ;
  assign \rules_25.io_Chan2_out_0_Data  = \rules_25.io_Chan2_in_0_Data ;
  assign \rules_25.io_Chan2_out_1_Cmd  = \rules_25.io_Chan2_in_1_Cmd ;
  assign \rules_25.io_Chan2_out_1_Data  = \rules_25.io_Chan2_in_1_Data ;
  assign \rules_25.io_Chan2_out_2_Cmd  = \rules_25.io_Chan2_in_2_Cmd ;
  assign \rules_25.io_Chan2_out_2_Data  = \rules_25.io_Chan2_in_2_Data ;
  assign \rules_25.io_Chan3_out_0_Cmd  = \rules_25.io_Chan3_in_0_Cmd ;
  assign \rules_25.io_Chan3_out_0_Data  = \rules_25.io_Chan3_in_0_Data ;
  assign \rules_25.io_Chan3_out_1_Cmd  = \rules_25.io_Chan3_in_1_Cmd ;
  assign \rules_25.io_Chan3_out_1_Data  = \rules_25.io_Chan3_in_1_Data ;
  assign \rules_25.io_Chan3_out_2_Cmd  = \rules_25.io_Chan3_in_2_Cmd ;
  assign \rules_25.io_Chan3_out_2_Data  = \rules_25.io_Chan3_in_2_Data ;
  assign \rules_25.io_Chan3_out_3_Cmd  = \rules_25.io_Chan3_in_3_Cmd ;
  assign \rules_25.io_Chan3_out_3_Data  = \rules_25.io_Chan3_in_3_Data ;
  assign \rules_25.io_CurPtr_out  = \rules_25.io_CurPtr_in ;
  assign \rules_25.io_ExGntd_out  = \rules_25.io_ExGntd_in ;
  assign \rules_25.io_InvSet_out_0  = \rules_25.io_InvSet_in_0 ;
  assign \rules_25.io_InvSet_out_1  = \rules_25.io_InvSet_in_1 ;
  assign \rules_25.io_InvSet_out_2  = \rules_25.io_InvSet_in_2 ;
  assign \rules_25.io_InvSet_out_3  = \rules_25.io_InvSet_in_3 ;
  assign \rules_25.io_MemData_out  = \rules_25.io_MemData_in ;
  assign \rules_25.io_ShrSet_out_0  = \rules_25.io_ShrSet_in_0 ;
  assign \rules_25.io_ShrSet_out_1  = \rules_25.io_ShrSet_in_1 ;
  assign \rules_25.io_ShrSet_out_2  = \rules_25.io_ShrSet_in_2 ;
  assign \rules_25.io_AuxData_in  = AuxData_reg;
  assign rules_25_io_AuxData_out = \rules_25.io_AuxData_out ;
  assign \rules_25.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_25.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_25.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_25.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_25.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_25.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_25.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_25.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_25_io_Cache_out_0_Data = \rules_25.io_Cache_out_0_Data ;
  assign rules_25_io_Cache_out_0_State = \rules_25.io_Cache_out_0_State ;
  assign rules_25_io_Cache_out_1_Data = \rules_25.io_Cache_out_1_Data ;
  assign rules_25_io_Cache_out_1_State = \rules_25.io_Cache_out_1_State ;
  assign rules_25_io_Cache_out_2_Data = \rules_25.io_Cache_out_2_Data ;
  assign rules_25_io_Cache_out_2_State = \rules_25.io_Cache_out_2_State ;
  assign rules_25_io_Cache_out_3_Data = \rules_25.io_Cache_out_3_Data ;
  assign rules_25_io_Cache_out_3_State = \rules_25.io_Cache_out_3_State ;
  assign \rules_25.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_25.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_25.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_25.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_25.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_25.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_25.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_25.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_25_io_Chan1_out_0_Cmd = \rules_25.io_Chan1_out_0_Cmd ;
  assign rules_25_io_Chan1_out_0_Data = \rules_25.io_Chan1_out_0_Data ;
  assign rules_25_io_Chan1_out_1_Cmd = \rules_25.io_Chan1_out_1_Cmd ;
  assign rules_25_io_Chan1_out_1_Data = \rules_25.io_Chan1_out_1_Data ;
  assign rules_25_io_Chan1_out_2_Cmd = \rules_25.io_Chan1_out_2_Cmd ;
  assign rules_25_io_Chan1_out_2_Data = \rules_25.io_Chan1_out_2_Data ;
  assign rules_25_io_Chan1_out_3_Cmd = \rules_25.io_Chan1_out_3_Cmd ;
  assign rules_25_io_Chan1_out_3_Data = \rules_25.io_Chan1_out_3_Data ;
  assign \rules_25.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_25.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_25.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_25.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_25.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_25.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_25.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_25.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_25_io_Chan2_out_0_Cmd = \rules_25.io_Chan2_out_0_Cmd ;
  assign rules_25_io_Chan2_out_0_Data = \rules_25.io_Chan2_out_0_Data ;
  assign rules_25_io_Chan2_out_1_Cmd = \rules_25.io_Chan2_out_1_Cmd ;
  assign rules_25_io_Chan2_out_1_Data = \rules_25.io_Chan2_out_1_Data ;
  assign rules_25_io_Chan2_out_2_Cmd = \rules_25.io_Chan2_out_2_Cmd ;
  assign rules_25_io_Chan2_out_2_Data = \rules_25.io_Chan2_out_2_Data ;
  assign rules_25_io_Chan2_out_3_Cmd = \rules_25.io_Chan2_out_3_Cmd ;
  assign rules_25_io_Chan2_out_3_Data = \rules_25.io_Chan2_out_3_Data ;
  assign \rules_25.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_25.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_25.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_25.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_25.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_25.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_25.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_25.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_25_io_Chan3_out_0_Cmd = \rules_25.io_Chan3_out_0_Cmd ;
  assign rules_25_io_Chan3_out_0_Data = \rules_25.io_Chan3_out_0_Data ;
  assign rules_25_io_Chan3_out_1_Cmd = \rules_25.io_Chan3_out_1_Cmd ;
  assign rules_25_io_Chan3_out_1_Data = \rules_25.io_Chan3_out_1_Data ;
  assign rules_25_io_Chan3_out_2_Cmd = \rules_25.io_Chan3_out_2_Cmd ;
  assign rules_25_io_Chan3_out_2_Data = \rules_25.io_Chan3_out_2_Data ;
  assign rules_25_io_Chan3_out_3_Cmd = \rules_25.io_Chan3_out_3_Cmd ;
  assign rules_25_io_Chan3_out_3_Data = \rules_25.io_Chan3_out_3_Data ;
  assign \rules_25.io_CurCmd_in  = CurCmd_reg;
  assign rules_25_io_CurCmd_out = \rules_25.io_CurCmd_out ;
  assign \rules_25.io_CurPtr_in  = CurPtr_reg;
  assign rules_25_io_CurPtr_out = \rules_25.io_CurPtr_out ;
  assign \rules_25.io_ExGntd_in  = ExGntd_reg;
  assign rules_25_io_ExGntd_out = \rules_25.io_ExGntd_out ;
  assign \rules_25.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_25.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_25.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_25.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_25_io_InvSet_out_0 = \rules_25.io_InvSet_out_0 ;
  assign rules_25_io_InvSet_out_1 = \rules_25.io_InvSet_out_1 ;
  assign rules_25_io_InvSet_out_2 = \rules_25.io_InvSet_out_2 ;
  assign rules_25_io_InvSet_out_3 = \rules_25.io_InvSet_out_3 ;
  assign \rules_25.io_MemData_in  = MemData_reg;
  assign rules_25_io_MemData_out = \rules_25.io_MemData_out ;
  assign \rules_25.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_25.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_25.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_25.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_25_io_ShrSet_out_0 = \rules_25.io_ShrSet_out_0 ;
  assign rules_25_io_ShrSet_out_1 = \rules_25.io_ShrSet_out_1 ;
  assign rules_25_io_ShrSet_out_2 = \rules_25.io_ShrSet_out_2 ;
  assign rules_25_io_ShrSet_out_3 = \rules_25.io_ShrSet_out_3 ;
  assign \rules_25.io_en_r  = rules_25_io_en_r;
  assign \rules_24.io_AuxData_out  = \rules_24.io_AuxData_in ;
  assign \rules_24.io_Cache_out_0_Data  = \rules_24.io_Cache_in_0_Data ;
  assign \rules_24.io_Cache_out_0_State  = \rules_24.io_Cache_in_0_State ;
  assign \rules_24.io_Cache_out_1_Data  = \rules_24.io_Cache_in_1_Data ;
  assign \rules_24.io_Cache_out_1_State  = \rules_24.io_Cache_in_1_State ;
  assign \rules_24.io_Cache_out_2_Data  = \rules_24.io_Cache_in_2_Data ;
  assign \rules_24.io_Cache_out_2_State  = \rules_24.io_Cache_in_2_State ;
  assign \rules_24.io_Cache_out_3_Data  = \rules_24.io_Cache_in_3_Data ;
  assign \rules_24.io_Cache_out_3_State  = \rules_24.io_Cache_in_3_State ;
  assign \rules_24.io_Chan1_out_0_Cmd  = \rules_24.io_Chan1_in_0_Cmd ;
  assign \rules_24.io_Chan1_out_0_Data  = \rules_24.io_Chan1_in_0_Data ;
  assign \rules_24.io_Chan1_out_1_Cmd  = \rules_24.io_Chan1_in_1_Cmd ;
  assign \rules_24.io_Chan1_out_1_Data  = \rules_24.io_Chan1_in_1_Data ;
  assign \rules_24.io_Chan1_out_2_Cmd  = \rules_24.io_Chan1_in_2_Cmd ;
  assign \rules_24.io_Chan1_out_2_Data  = \rules_24.io_Chan1_in_2_Data ;
  assign \rules_24.io_Chan1_out_3_Cmd  = \rules_24.io_Chan1_in_3_Cmd ;
  assign \rules_24.io_Chan1_out_3_Data  = \rules_24.io_Chan1_in_3_Data ;
  assign \rules_24.io_Chan2_out_0_Cmd  = \rules_24.io_Chan2_in_0_Cmd ;
  assign \rules_24.io_Chan2_out_0_Data  = \rules_24.io_Chan2_in_0_Data ;
  assign \rules_24.io_Chan2_out_1_Cmd  = \rules_24.io_Chan2_in_1_Cmd ;
  assign \rules_24.io_Chan2_out_1_Data  = \rules_24.io_Chan2_in_1_Data ;
  assign \rules_24.io_Chan2_out_3_Cmd  = \rules_24.io_Chan2_in_3_Cmd ;
  assign \rules_24.io_Chan2_out_3_Data  = \rules_24.io_Chan2_in_3_Data ;
  assign \rules_24.io_Chan3_out_0_Cmd  = \rules_24.io_Chan3_in_0_Cmd ;
  assign \rules_24.io_Chan3_out_0_Data  = \rules_24.io_Chan3_in_0_Data ;
  assign \rules_24.io_Chan3_out_1_Cmd  = \rules_24.io_Chan3_in_1_Cmd ;
  assign \rules_24.io_Chan3_out_1_Data  = \rules_24.io_Chan3_in_1_Data ;
  assign \rules_24.io_Chan3_out_2_Cmd  = \rules_24.io_Chan3_in_2_Cmd ;
  assign \rules_24.io_Chan3_out_2_Data  = \rules_24.io_Chan3_in_2_Data ;
  assign \rules_24.io_Chan3_out_3_Cmd  = \rules_24.io_Chan3_in_3_Cmd ;
  assign \rules_24.io_Chan3_out_3_Data  = \rules_24.io_Chan3_in_3_Data ;
  assign \rules_24.io_CurPtr_out  = \rules_24.io_CurPtr_in ;
  assign \rules_24.io_ExGntd_out  = \rules_24.io_ExGntd_in ;
  assign \rules_24.io_InvSet_out_0  = \rules_24.io_InvSet_in_0 ;
  assign \rules_24.io_InvSet_out_1  = \rules_24.io_InvSet_in_1 ;
  assign \rules_24.io_InvSet_out_2  = \rules_24.io_InvSet_in_2 ;
  assign \rules_24.io_InvSet_out_3  = \rules_24.io_InvSet_in_3 ;
  assign \rules_24.io_MemData_out  = \rules_24.io_MemData_in ;
  assign \rules_24.io_ShrSet_out_0  = \rules_24.io_ShrSet_in_0 ;
  assign \rules_24.io_ShrSet_out_1  = \rules_24.io_ShrSet_in_1 ;
  assign \rules_24.io_ShrSet_out_3  = \rules_24.io_ShrSet_in_3 ;
  assign \rules_24.io_AuxData_in  = AuxData_reg;
  assign rules_24_io_AuxData_out = \rules_24.io_AuxData_out ;
  assign \rules_24.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_24.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_24.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_24.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_24.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_24.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_24.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_24.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_24_io_Cache_out_0_Data = \rules_24.io_Cache_out_0_Data ;
  assign rules_24_io_Cache_out_0_State = \rules_24.io_Cache_out_0_State ;
  assign rules_24_io_Cache_out_1_Data = \rules_24.io_Cache_out_1_Data ;
  assign rules_24_io_Cache_out_1_State = \rules_24.io_Cache_out_1_State ;
  assign rules_24_io_Cache_out_2_Data = \rules_24.io_Cache_out_2_Data ;
  assign rules_24_io_Cache_out_2_State = \rules_24.io_Cache_out_2_State ;
  assign rules_24_io_Cache_out_3_Data = \rules_24.io_Cache_out_3_Data ;
  assign rules_24_io_Cache_out_3_State = \rules_24.io_Cache_out_3_State ;
  assign \rules_24.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_24.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_24.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_24.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_24.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_24.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_24.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_24.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_24_io_Chan1_out_0_Cmd = \rules_24.io_Chan1_out_0_Cmd ;
  assign rules_24_io_Chan1_out_0_Data = \rules_24.io_Chan1_out_0_Data ;
  assign rules_24_io_Chan1_out_1_Cmd = \rules_24.io_Chan1_out_1_Cmd ;
  assign rules_24_io_Chan1_out_1_Data = \rules_24.io_Chan1_out_1_Data ;
  assign rules_24_io_Chan1_out_2_Cmd = \rules_24.io_Chan1_out_2_Cmd ;
  assign rules_24_io_Chan1_out_2_Data = \rules_24.io_Chan1_out_2_Data ;
  assign rules_24_io_Chan1_out_3_Cmd = \rules_24.io_Chan1_out_3_Cmd ;
  assign rules_24_io_Chan1_out_3_Data = \rules_24.io_Chan1_out_3_Data ;
  assign \rules_24.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_24.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_24.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_24.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_24.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_24.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_24.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_24.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_24_io_Chan2_out_0_Cmd = \rules_24.io_Chan2_out_0_Cmd ;
  assign rules_24_io_Chan2_out_0_Data = \rules_24.io_Chan2_out_0_Data ;
  assign rules_24_io_Chan2_out_1_Cmd = \rules_24.io_Chan2_out_1_Cmd ;
  assign rules_24_io_Chan2_out_1_Data = \rules_24.io_Chan2_out_1_Data ;
  assign rules_24_io_Chan2_out_2_Cmd = \rules_24.io_Chan2_out_2_Cmd ;
  assign rules_24_io_Chan2_out_2_Data = \rules_24.io_Chan2_out_2_Data ;
  assign rules_24_io_Chan2_out_3_Cmd = \rules_24.io_Chan2_out_3_Cmd ;
  assign rules_24_io_Chan2_out_3_Data = \rules_24.io_Chan2_out_3_Data ;
  assign \rules_24.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_24.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_24.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_24.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_24.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_24.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_24.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_24.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_24_io_Chan3_out_0_Cmd = \rules_24.io_Chan3_out_0_Cmd ;
  assign rules_24_io_Chan3_out_0_Data = \rules_24.io_Chan3_out_0_Data ;
  assign rules_24_io_Chan3_out_1_Cmd = \rules_24.io_Chan3_out_1_Cmd ;
  assign rules_24_io_Chan3_out_1_Data = \rules_24.io_Chan3_out_1_Data ;
  assign rules_24_io_Chan3_out_2_Cmd = \rules_24.io_Chan3_out_2_Cmd ;
  assign rules_24_io_Chan3_out_2_Data = \rules_24.io_Chan3_out_2_Data ;
  assign rules_24_io_Chan3_out_3_Cmd = \rules_24.io_Chan3_out_3_Cmd ;
  assign rules_24_io_Chan3_out_3_Data = \rules_24.io_Chan3_out_3_Data ;
  assign \rules_24.io_CurCmd_in  = CurCmd_reg;
  assign rules_24_io_CurCmd_out = \rules_24.io_CurCmd_out ;
  assign \rules_24.io_CurPtr_in  = CurPtr_reg;
  assign rules_24_io_CurPtr_out = \rules_24.io_CurPtr_out ;
  assign \rules_24.io_ExGntd_in  = ExGntd_reg;
  assign rules_24_io_ExGntd_out = \rules_24.io_ExGntd_out ;
  assign \rules_24.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_24.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_24.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_24.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_24_io_InvSet_out_0 = \rules_24.io_InvSet_out_0 ;
  assign rules_24_io_InvSet_out_1 = \rules_24.io_InvSet_out_1 ;
  assign rules_24_io_InvSet_out_2 = \rules_24.io_InvSet_out_2 ;
  assign rules_24_io_InvSet_out_3 = \rules_24.io_InvSet_out_3 ;
  assign \rules_24.io_MemData_in  = MemData_reg;
  assign rules_24_io_MemData_out = \rules_24.io_MemData_out ;
  assign \rules_24.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_24.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_24.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_24.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_24_io_ShrSet_out_0 = \rules_24.io_ShrSet_out_0 ;
  assign rules_24_io_ShrSet_out_1 = \rules_24.io_ShrSet_out_1 ;
  assign rules_24_io_ShrSet_out_2 = \rules_24.io_ShrSet_out_2 ;
  assign rules_24_io_ShrSet_out_3 = \rules_24.io_ShrSet_out_3 ;
  assign \rules_24.io_en_r  = rules_24_io_en_r;
  assign \rules_23.io_AuxData_out  = \rules_23.io_AuxData_in ;
  assign \rules_23.io_Cache_out_0_Data  = \rules_23.io_Cache_in_0_Data ;
  assign \rules_23.io_Cache_out_0_State  = \rules_23.io_Cache_in_0_State ;
  assign \rules_23.io_Cache_out_1_Data  = \rules_23.io_Cache_in_1_Data ;
  assign \rules_23.io_Cache_out_1_State  = \rules_23.io_Cache_in_1_State ;
  assign \rules_23.io_Cache_out_2_Data  = \rules_23.io_Cache_in_2_Data ;
  assign \rules_23.io_Cache_out_2_State  = \rules_23.io_Cache_in_2_State ;
  assign \rules_23.io_Cache_out_3_Data  = \rules_23.io_Cache_in_3_Data ;
  assign \rules_23.io_Cache_out_3_State  = \rules_23.io_Cache_in_3_State ;
  assign \rules_23.io_Chan1_out_0_Cmd  = \rules_23.io_Chan1_in_0_Cmd ;
  assign \rules_23.io_Chan1_out_0_Data  = \rules_23.io_Chan1_in_0_Data ;
  assign \rules_23.io_Chan1_out_1_Cmd  = \rules_23.io_Chan1_in_1_Cmd ;
  assign \rules_23.io_Chan1_out_1_Data  = \rules_23.io_Chan1_in_1_Data ;
  assign \rules_23.io_Chan1_out_2_Cmd  = \rules_23.io_Chan1_in_2_Cmd ;
  assign \rules_23.io_Chan1_out_2_Data  = \rules_23.io_Chan1_in_2_Data ;
  assign \rules_23.io_Chan1_out_3_Cmd  = \rules_23.io_Chan1_in_3_Cmd ;
  assign \rules_23.io_Chan1_out_3_Data  = \rules_23.io_Chan1_in_3_Data ;
  assign \rules_23.io_Chan2_out_0_Cmd  = \rules_23.io_Chan2_in_0_Cmd ;
  assign \rules_23.io_Chan2_out_0_Data  = \rules_23.io_Chan2_in_0_Data ;
  assign \rules_23.io_Chan2_out_2_Cmd  = \rules_23.io_Chan2_in_2_Cmd ;
  assign \rules_23.io_Chan2_out_2_Data  = \rules_23.io_Chan2_in_2_Data ;
  assign \rules_23.io_Chan2_out_3_Cmd  = \rules_23.io_Chan2_in_3_Cmd ;
  assign \rules_23.io_Chan2_out_3_Data  = \rules_23.io_Chan2_in_3_Data ;
  assign \rules_23.io_Chan3_out_0_Cmd  = \rules_23.io_Chan3_in_0_Cmd ;
  assign \rules_23.io_Chan3_out_0_Data  = \rules_23.io_Chan3_in_0_Data ;
  assign \rules_23.io_Chan3_out_1_Cmd  = \rules_23.io_Chan3_in_1_Cmd ;
  assign \rules_23.io_Chan3_out_1_Data  = \rules_23.io_Chan3_in_1_Data ;
  assign \rules_23.io_Chan3_out_2_Cmd  = \rules_23.io_Chan3_in_2_Cmd ;
  assign \rules_23.io_Chan3_out_2_Data  = \rules_23.io_Chan3_in_2_Data ;
  assign \rules_23.io_Chan3_out_3_Cmd  = \rules_23.io_Chan3_in_3_Cmd ;
  assign \rules_23.io_Chan3_out_3_Data  = \rules_23.io_Chan3_in_3_Data ;
  assign \rules_23.io_CurPtr_out  = \rules_23.io_CurPtr_in ;
  assign \rules_23.io_ExGntd_out  = \rules_23.io_ExGntd_in ;
  assign \rules_23.io_InvSet_out_0  = \rules_23.io_InvSet_in_0 ;
  assign \rules_23.io_InvSet_out_1  = \rules_23.io_InvSet_in_1 ;
  assign \rules_23.io_InvSet_out_2  = \rules_23.io_InvSet_in_2 ;
  assign \rules_23.io_InvSet_out_3  = \rules_23.io_InvSet_in_3 ;
  assign \rules_23.io_MemData_out  = \rules_23.io_MemData_in ;
  assign \rules_23.io_ShrSet_out_0  = \rules_23.io_ShrSet_in_0 ;
  assign \rules_23.io_ShrSet_out_2  = \rules_23.io_ShrSet_in_2 ;
  assign \rules_23.io_ShrSet_out_3  = \rules_23.io_ShrSet_in_3 ;
  assign \rules_23.io_AuxData_in  = AuxData_reg;
  assign rules_23_io_AuxData_out = \rules_23.io_AuxData_out ;
  assign \rules_23.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_23.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_23.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_23.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_23.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_23.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_23.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_23.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_23_io_Cache_out_0_Data = \rules_23.io_Cache_out_0_Data ;
  assign rules_23_io_Cache_out_0_State = \rules_23.io_Cache_out_0_State ;
  assign rules_23_io_Cache_out_1_Data = \rules_23.io_Cache_out_1_Data ;
  assign rules_23_io_Cache_out_1_State = \rules_23.io_Cache_out_1_State ;
  assign rules_23_io_Cache_out_2_Data = \rules_23.io_Cache_out_2_Data ;
  assign rules_23_io_Cache_out_2_State = \rules_23.io_Cache_out_2_State ;
  assign rules_23_io_Cache_out_3_Data = \rules_23.io_Cache_out_3_Data ;
  assign rules_23_io_Cache_out_3_State = \rules_23.io_Cache_out_3_State ;
  assign \rules_23.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_23.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_23.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_23.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_23.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_23.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_23.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_23.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_23_io_Chan1_out_0_Cmd = \rules_23.io_Chan1_out_0_Cmd ;
  assign rules_23_io_Chan1_out_0_Data = \rules_23.io_Chan1_out_0_Data ;
  assign rules_23_io_Chan1_out_1_Cmd = \rules_23.io_Chan1_out_1_Cmd ;
  assign rules_23_io_Chan1_out_1_Data = \rules_23.io_Chan1_out_1_Data ;
  assign rules_23_io_Chan1_out_2_Cmd = \rules_23.io_Chan1_out_2_Cmd ;
  assign rules_23_io_Chan1_out_2_Data = \rules_23.io_Chan1_out_2_Data ;
  assign rules_23_io_Chan1_out_3_Cmd = \rules_23.io_Chan1_out_3_Cmd ;
  assign rules_23_io_Chan1_out_3_Data = \rules_23.io_Chan1_out_3_Data ;
  assign \rules_23.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_23.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_23.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_23.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_23.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_23.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_23.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_23.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_23_io_Chan2_out_0_Cmd = \rules_23.io_Chan2_out_0_Cmd ;
  assign rules_23_io_Chan2_out_0_Data = \rules_23.io_Chan2_out_0_Data ;
  assign rules_23_io_Chan2_out_1_Cmd = \rules_23.io_Chan2_out_1_Cmd ;
  assign rules_23_io_Chan2_out_1_Data = \rules_23.io_Chan2_out_1_Data ;
  assign rules_23_io_Chan2_out_2_Cmd = \rules_23.io_Chan2_out_2_Cmd ;
  assign rules_23_io_Chan2_out_2_Data = \rules_23.io_Chan2_out_2_Data ;
  assign rules_23_io_Chan2_out_3_Cmd = \rules_23.io_Chan2_out_3_Cmd ;
  assign rules_23_io_Chan2_out_3_Data = \rules_23.io_Chan2_out_3_Data ;
  assign \rules_23.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_23.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_23.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_23.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_23.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_23.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_23.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_23.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_23_io_Chan3_out_0_Cmd = \rules_23.io_Chan3_out_0_Cmd ;
  assign rules_23_io_Chan3_out_0_Data = \rules_23.io_Chan3_out_0_Data ;
  assign rules_23_io_Chan3_out_1_Cmd = \rules_23.io_Chan3_out_1_Cmd ;
  assign rules_23_io_Chan3_out_1_Data = \rules_23.io_Chan3_out_1_Data ;
  assign rules_23_io_Chan3_out_2_Cmd = \rules_23.io_Chan3_out_2_Cmd ;
  assign rules_23_io_Chan3_out_2_Data = \rules_23.io_Chan3_out_2_Data ;
  assign rules_23_io_Chan3_out_3_Cmd = \rules_23.io_Chan3_out_3_Cmd ;
  assign rules_23_io_Chan3_out_3_Data = \rules_23.io_Chan3_out_3_Data ;
  assign \rules_23.io_CurCmd_in  = CurCmd_reg;
  assign rules_23_io_CurCmd_out = \rules_23.io_CurCmd_out ;
  assign \rules_23.io_CurPtr_in  = CurPtr_reg;
  assign rules_23_io_CurPtr_out = \rules_23.io_CurPtr_out ;
  assign \rules_23.io_ExGntd_in  = ExGntd_reg;
  assign rules_23_io_ExGntd_out = \rules_23.io_ExGntd_out ;
  assign \rules_23.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_23.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_23.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_23.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_23_io_InvSet_out_0 = \rules_23.io_InvSet_out_0 ;
  assign rules_23_io_InvSet_out_1 = \rules_23.io_InvSet_out_1 ;
  assign rules_23_io_InvSet_out_2 = \rules_23.io_InvSet_out_2 ;
  assign rules_23_io_InvSet_out_3 = \rules_23.io_InvSet_out_3 ;
  assign \rules_23.io_MemData_in  = MemData_reg;
  assign rules_23_io_MemData_out = \rules_23.io_MemData_out ;
  assign \rules_23.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_23.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_23.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_23.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_23_io_ShrSet_out_0 = \rules_23.io_ShrSet_out_0 ;
  assign rules_23_io_ShrSet_out_1 = \rules_23.io_ShrSet_out_1 ;
  assign rules_23_io_ShrSet_out_2 = \rules_23.io_ShrSet_out_2 ;
  assign rules_23_io_ShrSet_out_3 = \rules_23.io_ShrSet_out_3 ;
  assign \rules_23.io_en_r  = rules_23_io_en_r;
  assign \rules_22.io_AuxData_out  = \rules_22.io_AuxData_in ;
  assign \rules_22.io_Cache_out_0_Data  = \rules_22.io_Cache_in_0_Data ;
  assign \rules_22.io_Cache_out_0_State  = \rules_22.io_Cache_in_0_State ;
  assign \rules_22.io_Cache_out_1_Data  = \rules_22.io_Cache_in_1_Data ;
  assign \rules_22.io_Cache_out_1_State  = \rules_22.io_Cache_in_1_State ;
  assign \rules_22.io_Cache_out_2_Data  = \rules_22.io_Cache_in_2_Data ;
  assign \rules_22.io_Cache_out_2_State  = \rules_22.io_Cache_in_2_State ;
  assign \rules_22.io_Cache_out_3_Data  = \rules_22.io_Cache_in_3_Data ;
  assign \rules_22.io_Cache_out_3_State  = \rules_22.io_Cache_in_3_State ;
  assign \rules_22.io_Chan1_out_0_Cmd  = \rules_22.io_Chan1_in_0_Cmd ;
  assign \rules_22.io_Chan1_out_0_Data  = \rules_22.io_Chan1_in_0_Data ;
  assign \rules_22.io_Chan1_out_1_Cmd  = \rules_22.io_Chan1_in_1_Cmd ;
  assign \rules_22.io_Chan1_out_1_Data  = \rules_22.io_Chan1_in_1_Data ;
  assign \rules_22.io_Chan1_out_2_Cmd  = \rules_22.io_Chan1_in_2_Cmd ;
  assign \rules_22.io_Chan1_out_2_Data  = \rules_22.io_Chan1_in_2_Data ;
  assign \rules_22.io_Chan1_out_3_Cmd  = \rules_22.io_Chan1_in_3_Cmd ;
  assign \rules_22.io_Chan1_out_3_Data  = \rules_22.io_Chan1_in_3_Data ;
  assign \rules_22.io_Chan2_out_0_Cmd  = \rules_22.io_Chan2_in_0_Cmd ;
  assign \rules_22.io_Chan2_out_0_Data  = \rules_22.io_Chan2_in_0_Data ;
  assign \rules_22.io_Chan2_out_1_Cmd  = \rules_22.io_Chan2_in_1_Cmd ;
  assign \rules_22.io_Chan2_out_1_Data  = \rules_22.io_Chan2_in_1_Data ;
  assign \rules_22.io_Chan2_out_2_Cmd  = \rules_22.io_Chan2_in_2_Cmd ;
  assign \rules_22.io_Chan2_out_2_Data  = \rules_22.io_Chan2_in_2_Data ;
  assign \rules_22.io_Chan2_out_3_Data  = \rules_22.io_Chan2_in_3_Data ;
  assign \rules_22.io_Chan3_out_0_Cmd  = \rules_22.io_Chan3_in_0_Cmd ;
  assign \rules_22.io_Chan3_out_0_Data  = \rules_22.io_Chan3_in_0_Data ;
  assign \rules_22.io_Chan3_out_1_Cmd  = \rules_22.io_Chan3_in_1_Cmd ;
  assign \rules_22.io_Chan3_out_1_Data  = \rules_22.io_Chan3_in_1_Data ;
  assign \rules_22.io_Chan3_out_2_Cmd  = \rules_22.io_Chan3_in_2_Cmd ;
  assign \rules_22.io_Chan3_out_2_Data  = \rules_22.io_Chan3_in_2_Data ;
  assign \rules_22.io_Chan3_out_3_Cmd  = \rules_22.io_Chan3_in_3_Cmd ;
  assign \rules_22.io_Chan3_out_3_Data  = \rules_22.io_Chan3_in_3_Data ;
  assign \rules_22.io_CurCmd_out  = \rules_22.io_CurCmd_in ;
  assign \rules_22.io_CurPtr_out  = \rules_22.io_CurPtr_in ;
  assign \rules_22.io_ExGntd_out  = \rules_22.io_ExGntd_in ;
  assign \rules_22.io_InvSet_out_0  = \rules_22.io_InvSet_in_0 ;
  assign \rules_22.io_InvSet_out_1  = \rules_22.io_InvSet_in_1 ;
  assign \rules_22.io_InvSet_out_2  = \rules_22.io_InvSet_in_2 ;
  assign \rules_22.io_MemData_out  = \rules_22.io_MemData_in ;
  assign \rules_22.io_ShrSet_out_0  = \rules_22.io_ShrSet_in_0 ;
  assign \rules_22.io_ShrSet_out_1  = \rules_22.io_ShrSet_in_1 ;
  assign \rules_22.io_ShrSet_out_2  = \rules_22.io_ShrSet_in_2 ;
  assign \rules_22.io_ShrSet_out_3  = \rules_22.io_ShrSet_in_3 ;
  assign \rules_22.io_AuxData_in  = AuxData_reg;
  assign rules_22_io_AuxData_out = \rules_22.io_AuxData_out ;
  assign \rules_22.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_22.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_22.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_22.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_22.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_22.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_22.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_22.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_22_io_Cache_out_0_Data = \rules_22.io_Cache_out_0_Data ;
  assign rules_22_io_Cache_out_0_State = \rules_22.io_Cache_out_0_State ;
  assign rules_22_io_Cache_out_1_Data = \rules_22.io_Cache_out_1_Data ;
  assign rules_22_io_Cache_out_1_State = \rules_22.io_Cache_out_1_State ;
  assign rules_22_io_Cache_out_2_Data = \rules_22.io_Cache_out_2_Data ;
  assign rules_22_io_Cache_out_2_State = \rules_22.io_Cache_out_2_State ;
  assign rules_22_io_Cache_out_3_Data = \rules_22.io_Cache_out_3_Data ;
  assign rules_22_io_Cache_out_3_State = \rules_22.io_Cache_out_3_State ;
  assign \rules_22.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_22.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_22.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_22.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_22.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_22.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_22.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_22.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_22_io_Chan1_out_0_Cmd = \rules_22.io_Chan1_out_0_Cmd ;
  assign rules_22_io_Chan1_out_0_Data = \rules_22.io_Chan1_out_0_Data ;
  assign rules_22_io_Chan1_out_1_Cmd = \rules_22.io_Chan1_out_1_Cmd ;
  assign rules_22_io_Chan1_out_1_Data = \rules_22.io_Chan1_out_1_Data ;
  assign rules_22_io_Chan1_out_2_Cmd = \rules_22.io_Chan1_out_2_Cmd ;
  assign rules_22_io_Chan1_out_2_Data = \rules_22.io_Chan1_out_2_Data ;
  assign rules_22_io_Chan1_out_3_Cmd = \rules_22.io_Chan1_out_3_Cmd ;
  assign rules_22_io_Chan1_out_3_Data = \rules_22.io_Chan1_out_3_Data ;
  assign \rules_22.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_22.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_22.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_22.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_22.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_22.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_22.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_22.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_22_io_Chan2_out_0_Cmd = \rules_22.io_Chan2_out_0_Cmd ;
  assign rules_22_io_Chan2_out_0_Data = \rules_22.io_Chan2_out_0_Data ;
  assign rules_22_io_Chan2_out_1_Cmd = \rules_22.io_Chan2_out_1_Cmd ;
  assign rules_22_io_Chan2_out_1_Data = \rules_22.io_Chan2_out_1_Data ;
  assign rules_22_io_Chan2_out_2_Cmd = \rules_22.io_Chan2_out_2_Cmd ;
  assign rules_22_io_Chan2_out_2_Data = \rules_22.io_Chan2_out_2_Data ;
  assign rules_22_io_Chan2_out_3_Cmd = \rules_22.io_Chan2_out_3_Cmd ;
  assign rules_22_io_Chan2_out_3_Data = \rules_22.io_Chan2_out_3_Data ;
  assign \rules_22.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_22.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_22.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_22.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_22.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_22.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_22.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_22.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_22_io_Chan3_out_0_Cmd = \rules_22.io_Chan3_out_0_Cmd ;
  assign rules_22_io_Chan3_out_0_Data = \rules_22.io_Chan3_out_0_Data ;
  assign rules_22_io_Chan3_out_1_Cmd = \rules_22.io_Chan3_out_1_Cmd ;
  assign rules_22_io_Chan3_out_1_Data = \rules_22.io_Chan3_out_1_Data ;
  assign rules_22_io_Chan3_out_2_Cmd = \rules_22.io_Chan3_out_2_Cmd ;
  assign rules_22_io_Chan3_out_2_Data = \rules_22.io_Chan3_out_2_Data ;
  assign rules_22_io_Chan3_out_3_Cmd = \rules_22.io_Chan3_out_3_Cmd ;
  assign rules_22_io_Chan3_out_3_Data = \rules_22.io_Chan3_out_3_Data ;
  assign \rules_22.io_CurCmd_in  = CurCmd_reg;
  assign rules_22_io_CurCmd_out = \rules_22.io_CurCmd_out ;
  assign \rules_22.io_CurPtr_in  = CurPtr_reg;
  assign rules_22_io_CurPtr_out = \rules_22.io_CurPtr_out ;
  assign \rules_22.io_ExGntd_in  = ExGntd_reg;
  assign rules_22_io_ExGntd_out = \rules_22.io_ExGntd_out ;
  assign \rules_22.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_22.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_22.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_22.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_22_io_InvSet_out_0 = \rules_22.io_InvSet_out_0 ;
  assign rules_22_io_InvSet_out_1 = \rules_22.io_InvSet_out_1 ;
  assign rules_22_io_InvSet_out_2 = \rules_22.io_InvSet_out_2 ;
  assign rules_22_io_InvSet_out_3 = \rules_22.io_InvSet_out_3 ;
  assign \rules_22.io_MemData_in  = MemData_reg;
  assign rules_22_io_MemData_out = \rules_22.io_MemData_out ;
  assign \rules_22.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_22.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_22.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_22.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_22_io_ShrSet_out_0 = \rules_22.io_ShrSet_out_0 ;
  assign rules_22_io_ShrSet_out_1 = \rules_22.io_ShrSet_out_1 ;
  assign rules_22_io_ShrSet_out_2 = \rules_22.io_ShrSet_out_2 ;
  assign rules_22_io_ShrSet_out_3 = \rules_22.io_ShrSet_out_3 ;
  assign \rules_22.io_en_r  = rules_22_io_en_r;
  assign \rules_21.io_AuxData_out  = \rules_21.io_AuxData_in ;
  assign \rules_21.io_Cache_out_0_Data  = \rules_21.io_Cache_in_0_Data ;
  assign \rules_21.io_Cache_out_0_State  = \rules_21.io_Cache_in_0_State ;
  assign \rules_21.io_Cache_out_1_Data  = \rules_21.io_Cache_in_1_Data ;
  assign \rules_21.io_Cache_out_1_State  = \rules_21.io_Cache_in_1_State ;
  assign \rules_21.io_Cache_out_2_Data  = \rules_21.io_Cache_in_2_Data ;
  assign \rules_21.io_Cache_out_2_State  = \rules_21.io_Cache_in_2_State ;
  assign \rules_21.io_Cache_out_3_Data  = \rules_21.io_Cache_in_3_Data ;
  assign \rules_21.io_Cache_out_3_State  = \rules_21.io_Cache_in_3_State ;
  assign \rules_21.io_Chan1_out_0_Cmd  = \rules_21.io_Chan1_in_0_Cmd ;
  assign \rules_21.io_Chan1_out_0_Data  = \rules_21.io_Chan1_in_0_Data ;
  assign \rules_21.io_Chan1_out_1_Cmd  = \rules_21.io_Chan1_in_1_Cmd ;
  assign \rules_21.io_Chan1_out_1_Data  = \rules_21.io_Chan1_in_1_Data ;
  assign \rules_21.io_Chan1_out_2_Cmd  = \rules_21.io_Chan1_in_2_Cmd ;
  assign \rules_21.io_Chan1_out_2_Data  = \rules_21.io_Chan1_in_2_Data ;
  assign \rules_21.io_Chan1_out_3_Cmd  = \rules_21.io_Chan1_in_3_Cmd ;
  assign \rules_21.io_Chan1_out_3_Data  = \rules_21.io_Chan1_in_3_Data ;
  assign \rules_21.io_Chan2_out_0_Cmd  = \rules_21.io_Chan2_in_0_Cmd ;
  assign \rules_21.io_Chan2_out_0_Data  = \rules_21.io_Chan2_in_0_Data ;
  assign \rules_21.io_Chan2_out_1_Cmd  = \rules_21.io_Chan2_in_1_Cmd ;
  assign \rules_21.io_Chan2_out_1_Data  = \rules_21.io_Chan2_in_1_Data ;
  assign \rules_21.io_Chan2_out_2_Data  = \rules_21.io_Chan2_in_2_Data ;
  assign \rules_21.io_Chan2_out_3_Cmd  = \rules_21.io_Chan2_in_3_Cmd ;
  assign \rules_21.io_Chan2_out_3_Data  = \rules_21.io_Chan2_in_3_Data ;
  assign \rules_21.io_Chan3_out_0_Cmd  = \rules_21.io_Chan3_in_0_Cmd ;
  assign \rules_21.io_Chan3_out_0_Data  = \rules_21.io_Chan3_in_0_Data ;
  assign \rules_21.io_Chan3_out_1_Cmd  = \rules_21.io_Chan3_in_1_Cmd ;
  assign \rules_21.io_Chan3_out_1_Data  = \rules_21.io_Chan3_in_1_Data ;
  assign \rules_21.io_Chan3_out_2_Cmd  = \rules_21.io_Chan3_in_2_Cmd ;
  assign \rules_21.io_Chan3_out_2_Data  = \rules_21.io_Chan3_in_2_Data ;
  assign \rules_21.io_Chan3_out_3_Cmd  = \rules_21.io_Chan3_in_3_Cmd ;
  assign \rules_21.io_Chan3_out_3_Data  = \rules_21.io_Chan3_in_3_Data ;
  assign \rules_21.io_CurCmd_out  = \rules_21.io_CurCmd_in ;
  assign \rules_21.io_CurPtr_out  = \rules_21.io_CurPtr_in ;
  assign \rules_21.io_ExGntd_out  = \rules_21.io_ExGntd_in ;
  assign \rules_21.io_InvSet_out_0  = \rules_21.io_InvSet_in_0 ;
  assign \rules_21.io_InvSet_out_1  = \rules_21.io_InvSet_in_1 ;
  assign \rules_21.io_InvSet_out_3  = \rules_21.io_InvSet_in_3 ;
  assign \rules_21.io_MemData_out  = \rules_21.io_MemData_in ;
  assign \rules_21.io_ShrSet_out_0  = \rules_21.io_ShrSet_in_0 ;
  assign \rules_21.io_ShrSet_out_1  = \rules_21.io_ShrSet_in_1 ;
  assign \rules_21.io_ShrSet_out_2  = \rules_21.io_ShrSet_in_2 ;
  assign \rules_21.io_ShrSet_out_3  = \rules_21.io_ShrSet_in_3 ;
  assign \rules_21.io_AuxData_in  = AuxData_reg;
  assign rules_21_io_AuxData_out = \rules_21.io_AuxData_out ;
  assign \rules_21.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_21.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_21.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_21.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_21.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_21.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_21.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_21.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_21_io_Cache_out_0_Data = \rules_21.io_Cache_out_0_Data ;
  assign rules_21_io_Cache_out_0_State = \rules_21.io_Cache_out_0_State ;
  assign rules_21_io_Cache_out_1_Data = \rules_21.io_Cache_out_1_Data ;
  assign rules_21_io_Cache_out_1_State = \rules_21.io_Cache_out_1_State ;
  assign rules_21_io_Cache_out_2_Data = \rules_21.io_Cache_out_2_Data ;
  assign rules_21_io_Cache_out_2_State = \rules_21.io_Cache_out_2_State ;
  assign rules_21_io_Cache_out_3_Data = \rules_21.io_Cache_out_3_Data ;
  assign rules_21_io_Cache_out_3_State = \rules_21.io_Cache_out_3_State ;
  assign \rules_21.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_21.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_21.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_21.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_21.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_21.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_21.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_21.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_21_io_Chan1_out_0_Cmd = \rules_21.io_Chan1_out_0_Cmd ;
  assign rules_21_io_Chan1_out_0_Data = \rules_21.io_Chan1_out_0_Data ;
  assign rules_21_io_Chan1_out_1_Cmd = \rules_21.io_Chan1_out_1_Cmd ;
  assign rules_21_io_Chan1_out_1_Data = \rules_21.io_Chan1_out_1_Data ;
  assign rules_21_io_Chan1_out_2_Cmd = \rules_21.io_Chan1_out_2_Cmd ;
  assign rules_21_io_Chan1_out_2_Data = \rules_21.io_Chan1_out_2_Data ;
  assign rules_21_io_Chan1_out_3_Cmd = \rules_21.io_Chan1_out_3_Cmd ;
  assign rules_21_io_Chan1_out_3_Data = \rules_21.io_Chan1_out_3_Data ;
  assign \rules_21.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_21.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_21.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_21.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_21.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_21.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_21.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_21.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_21_io_Chan2_out_0_Cmd = \rules_21.io_Chan2_out_0_Cmd ;
  assign rules_21_io_Chan2_out_0_Data = \rules_21.io_Chan2_out_0_Data ;
  assign rules_21_io_Chan2_out_1_Cmd = \rules_21.io_Chan2_out_1_Cmd ;
  assign rules_21_io_Chan2_out_1_Data = \rules_21.io_Chan2_out_1_Data ;
  assign rules_21_io_Chan2_out_2_Cmd = \rules_21.io_Chan2_out_2_Cmd ;
  assign rules_21_io_Chan2_out_2_Data = \rules_21.io_Chan2_out_2_Data ;
  assign rules_21_io_Chan2_out_3_Cmd = \rules_21.io_Chan2_out_3_Cmd ;
  assign rules_21_io_Chan2_out_3_Data = \rules_21.io_Chan2_out_3_Data ;
  assign \rules_21.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_21.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_21.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_21.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_21.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_21.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_21.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_21.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_21_io_Chan3_out_0_Cmd = \rules_21.io_Chan3_out_0_Cmd ;
  assign rules_21_io_Chan3_out_0_Data = \rules_21.io_Chan3_out_0_Data ;
  assign rules_21_io_Chan3_out_1_Cmd = \rules_21.io_Chan3_out_1_Cmd ;
  assign rules_21_io_Chan3_out_1_Data = \rules_21.io_Chan3_out_1_Data ;
  assign rules_21_io_Chan3_out_2_Cmd = \rules_21.io_Chan3_out_2_Cmd ;
  assign rules_21_io_Chan3_out_2_Data = \rules_21.io_Chan3_out_2_Data ;
  assign rules_21_io_Chan3_out_3_Cmd = \rules_21.io_Chan3_out_3_Cmd ;
  assign rules_21_io_Chan3_out_3_Data = \rules_21.io_Chan3_out_3_Data ;
  assign \rules_21.io_CurCmd_in  = CurCmd_reg;
  assign rules_21_io_CurCmd_out = \rules_21.io_CurCmd_out ;
  assign \rules_21.io_CurPtr_in  = CurPtr_reg;
  assign rules_21_io_CurPtr_out = \rules_21.io_CurPtr_out ;
  assign \rules_21.io_ExGntd_in  = ExGntd_reg;
  assign rules_21_io_ExGntd_out = \rules_21.io_ExGntd_out ;
  assign \rules_21.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_21.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_21.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_21.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_21_io_InvSet_out_0 = \rules_21.io_InvSet_out_0 ;
  assign rules_21_io_InvSet_out_1 = \rules_21.io_InvSet_out_1 ;
  assign rules_21_io_InvSet_out_2 = \rules_21.io_InvSet_out_2 ;
  assign rules_21_io_InvSet_out_3 = \rules_21.io_InvSet_out_3 ;
  assign \rules_21.io_MemData_in  = MemData_reg;
  assign rules_21_io_MemData_out = \rules_21.io_MemData_out ;
  assign \rules_21.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_21.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_21.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_21.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_21_io_ShrSet_out_0 = \rules_21.io_ShrSet_out_0 ;
  assign rules_21_io_ShrSet_out_1 = \rules_21.io_ShrSet_out_1 ;
  assign rules_21_io_ShrSet_out_2 = \rules_21.io_ShrSet_out_2 ;
  assign rules_21_io_ShrSet_out_3 = \rules_21.io_ShrSet_out_3 ;
  assign \rules_21.io_en_r  = rules_21_io_en_r;
  assign \rules_20.io_AuxData_out  = \rules_20.io_AuxData_in ;
  assign \rules_20.io_Cache_out_0_Data  = \rules_20.io_Cache_in_0_Data ;
  assign \rules_20.io_Cache_out_0_State  = \rules_20.io_Cache_in_0_State ;
  assign \rules_20.io_Cache_out_1_Data  = \rules_20.io_Cache_in_1_Data ;
  assign \rules_20.io_Cache_out_1_State  = \rules_20.io_Cache_in_1_State ;
  assign \rules_20.io_Cache_out_2_Data  = \rules_20.io_Cache_in_2_Data ;
  assign \rules_20.io_Cache_out_2_State  = \rules_20.io_Cache_in_2_State ;
  assign \rules_20.io_Cache_out_3_Data  = \rules_20.io_Cache_in_3_Data ;
  assign \rules_20.io_Cache_out_3_State  = \rules_20.io_Cache_in_3_State ;
  assign \rules_20.io_Chan1_out_0_Cmd  = \rules_20.io_Chan1_in_0_Cmd ;
  assign \rules_20.io_Chan1_out_0_Data  = \rules_20.io_Chan1_in_0_Data ;
  assign \rules_20.io_Chan1_out_1_Cmd  = \rules_20.io_Chan1_in_1_Cmd ;
  assign \rules_20.io_Chan1_out_1_Data  = \rules_20.io_Chan1_in_1_Data ;
  assign \rules_20.io_Chan1_out_2_Cmd  = \rules_20.io_Chan1_in_2_Cmd ;
  assign \rules_20.io_Chan1_out_2_Data  = \rules_20.io_Chan1_in_2_Data ;
  assign \rules_20.io_Chan1_out_3_Cmd  = \rules_20.io_Chan1_in_3_Cmd ;
  assign \rules_20.io_Chan1_out_3_Data  = \rules_20.io_Chan1_in_3_Data ;
  assign \rules_20.io_Chan2_out_0_Cmd  = \rules_20.io_Chan2_in_0_Cmd ;
  assign \rules_20.io_Chan2_out_0_Data  = \rules_20.io_Chan2_in_0_Data ;
  assign \rules_20.io_Chan2_out_1_Data  = \rules_20.io_Chan2_in_1_Data ;
  assign \rules_20.io_Chan2_out_2_Cmd  = \rules_20.io_Chan2_in_2_Cmd ;
  assign \rules_20.io_Chan2_out_2_Data  = \rules_20.io_Chan2_in_2_Data ;
  assign \rules_20.io_Chan2_out_3_Cmd  = \rules_20.io_Chan2_in_3_Cmd ;
  assign \rules_20.io_Chan2_out_3_Data  = \rules_20.io_Chan2_in_3_Data ;
  assign \rules_20.io_Chan3_out_0_Cmd  = \rules_20.io_Chan3_in_0_Cmd ;
  assign \rules_20.io_Chan3_out_0_Data  = \rules_20.io_Chan3_in_0_Data ;
  assign \rules_20.io_Chan3_out_1_Cmd  = \rules_20.io_Chan3_in_1_Cmd ;
  assign \rules_20.io_Chan3_out_1_Data  = \rules_20.io_Chan3_in_1_Data ;
  assign \rules_20.io_Chan3_out_2_Cmd  = \rules_20.io_Chan3_in_2_Cmd ;
  assign \rules_20.io_Chan3_out_2_Data  = \rules_20.io_Chan3_in_2_Data ;
  assign \rules_20.io_Chan3_out_3_Cmd  = \rules_20.io_Chan3_in_3_Cmd ;
  assign \rules_20.io_Chan3_out_3_Data  = \rules_20.io_Chan3_in_3_Data ;
  assign \rules_20.io_CurCmd_out  = \rules_20.io_CurCmd_in ;
  assign \rules_20.io_CurPtr_out  = \rules_20.io_CurPtr_in ;
  assign \rules_20.io_ExGntd_out  = \rules_20.io_ExGntd_in ;
  assign \rules_20.io_InvSet_out_0  = \rules_20.io_InvSet_in_0 ;
  assign \rules_20.io_InvSet_out_2  = \rules_20.io_InvSet_in_2 ;
  assign \rules_20.io_InvSet_out_3  = \rules_20.io_InvSet_in_3 ;
  assign \rules_20.io_MemData_out  = \rules_20.io_MemData_in ;
  assign \rules_20.io_ShrSet_out_0  = \rules_20.io_ShrSet_in_0 ;
  assign \rules_20.io_ShrSet_out_1  = \rules_20.io_ShrSet_in_1 ;
  assign \rules_20.io_ShrSet_out_2  = \rules_20.io_ShrSet_in_2 ;
  assign \rules_20.io_ShrSet_out_3  = \rules_20.io_ShrSet_in_3 ;
  assign \rules_20.io_AuxData_in  = AuxData_reg;
  assign rules_20_io_AuxData_out = \rules_20.io_AuxData_out ;
  assign \rules_20.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_20.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_20.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_20.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_20.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_20.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_20.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_20.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_20_io_Cache_out_0_Data = \rules_20.io_Cache_out_0_Data ;
  assign rules_20_io_Cache_out_0_State = \rules_20.io_Cache_out_0_State ;
  assign rules_20_io_Cache_out_1_Data = \rules_20.io_Cache_out_1_Data ;
  assign rules_20_io_Cache_out_1_State = \rules_20.io_Cache_out_1_State ;
  assign rules_20_io_Cache_out_2_Data = \rules_20.io_Cache_out_2_Data ;
  assign rules_20_io_Cache_out_2_State = \rules_20.io_Cache_out_2_State ;
  assign rules_20_io_Cache_out_3_Data = \rules_20.io_Cache_out_3_Data ;
  assign rules_20_io_Cache_out_3_State = \rules_20.io_Cache_out_3_State ;
  assign \rules_20.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_20.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_20.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_20.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_20.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_20.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_20.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_20.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_20_io_Chan1_out_0_Cmd = \rules_20.io_Chan1_out_0_Cmd ;
  assign rules_20_io_Chan1_out_0_Data = \rules_20.io_Chan1_out_0_Data ;
  assign rules_20_io_Chan1_out_1_Cmd = \rules_20.io_Chan1_out_1_Cmd ;
  assign rules_20_io_Chan1_out_1_Data = \rules_20.io_Chan1_out_1_Data ;
  assign rules_20_io_Chan1_out_2_Cmd = \rules_20.io_Chan1_out_2_Cmd ;
  assign rules_20_io_Chan1_out_2_Data = \rules_20.io_Chan1_out_2_Data ;
  assign rules_20_io_Chan1_out_3_Cmd = \rules_20.io_Chan1_out_3_Cmd ;
  assign rules_20_io_Chan1_out_3_Data = \rules_20.io_Chan1_out_3_Data ;
  assign \rules_20.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_20.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_20.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_20.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_20.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_20.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_20.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_20.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_20_io_Chan2_out_0_Cmd = \rules_20.io_Chan2_out_0_Cmd ;
  assign rules_20_io_Chan2_out_0_Data = \rules_20.io_Chan2_out_0_Data ;
  assign rules_20_io_Chan2_out_1_Cmd = \rules_20.io_Chan2_out_1_Cmd ;
  assign rules_20_io_Chan2_out_1_Data = \rules_20.io_Chan2_out_1_Data ;
  assign rules_20_io_Chan2_out_2_Cmd = \rules_20.io_Chan2_out_2_Cmd ;
  assign rules_20_io_Chan2_out_2_Data = \rules_20.io_Chan2_out_2_Data ;
  assign rules_20_io_Chan2_out_3_Cmd = \rules_20.io_Chan2_out_3_Cmd ;
  assign rules_20_io_Chan2_out_3_Data = \rules_20.io_Chan2_out_3_Data ;
  assign \rules_20.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_20.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_20.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_20.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_20.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_20.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_20.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_20.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_20_io_Chan3_out_0_Cmd = \rules_20.io_Chan3_out_0_Cmd ;
  assign rules_20_io_Chan3_out_0_Data = \rules_20.io_Chan3_out_0_Data ;
  assign rules_20_io_Chan3_out_1_Cmd = \rules_20.io_Chan3_out_1_Cmd ;
  assign rules_20_io_Chan3_out_1_Data = \rules_20.io_Chan3_out_1_Data ;
  assign rules_20_io_Chan3_out_2_Cmd = \rules_20.io_Chan3_out_2_Cmd ;
  assign rules_20_io_Chan3_out_2_Data = \rules_20.io_Chan3_out_2_Data ;
  assign rules_20_io_Chan3_out_3_Cmd = \rules_20.io_Chan3_out_3_Cmd ;
  assign rules_20_io_Chan3_out_3_Data = \rules_20.io_Chan3_out_3_Data ;
  assign \rules_20.io_CurCmd_in  = CurCmd_reg;
  assign rules_20_io_CurCmd_out = \rules_20.io_CurCmd_out ;
  assign \rules_20.io_CurPtr_in  = CurPtr_reg;
  assign rules_20_io_CurPtr_out = \rules_20.io_CurPtr_out ;
  assign \rules_20.io_ExGntd_in  = ExGntd_reg;
  assign rules_20_io_ExGntd_out = \rules_20.io_ExGntd_out ;
  assign \rules_20.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_20.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_20.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_20.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_20_io_InvSet_out_0 = \rules_20.io_InvSet_out_0 ;
  assign rules_20_io_InvSet_out_1 = \rules_20.io_InvSet_out_1 ;
  assign rules_20_io_InvSet_out_2 = \rules_20.io_InvSet_out_2 ;
  assign rules_20_io_InvSet_out_3 = \rules_20.io_InvSet_out_3 ;
  assign \rules_20.io_MemData_in  = MemData_reg;
  assign rules_20_io_MemData_out = \rules_20.io_MemData_out ;
  assign \rules_20.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_20.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_20.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_20.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_20_io_ShrSet_out_0 = \rules_20.io_ShrSet_out_0 ;
  assign rules_20_io_ShrSet_out_1 = \rules_20.io_ShrSet_out_1 ;
  assign rules_20_io_ShrSet_out_2 = \rules_20.io_ShrSet_out_2 ;
  assign rules_20_io_ShrSet_out_3 = \rules_20.io_ShrSet_out_3 ;
  assign \rules_20.io_en_r  = rules_20_io_en_r;
  assign \rules_2.io_Cache_out_0_Data  = \rules_2.io_Cache_in_0_Data ;
  assign \rules_2.io_Cache_out_0_State  = \rules_2.io_Cache_in_0_State ;
  assign \rules_2.io_Cache_out_1_State  = \rules_2.io_Cache_in_1_State ;
  assign \rules_2.io_Cache_out_2_Data  = \rules_2.io_Cache_in_2_Data ;
  assign \rules_2.io_Cache_out_2_State  = \rules_2.io_Cache_in_2_State ;
  assign \rules_2.io_Cache_out_3_Data  = \rules_2.io_Cache_in_3_Data ;
  assign \rules_2.io_Cache_out_3_State  = \rules_2.io_Cache_in_3_State ;
  assign \rules_2.io_Chan1_out_0_Cmd  = \rules_2.io_Chan1_in_0_Cmd ;
  assign \rules_2.io_Chan1_out_0_Data  = \rules_2.io_Chan1_in_0_Data ;
  assign \rules_2.io_Chan1_out_1_Cmd  = \rules_2.io_Chan1_in_1_Cmd ;
  assign \rules_2.io_Chan1_out_1_Data  = \rules_2.io_Chan1_in_1_Data ;
  assign \rules_2.io_Chan1_out_2_Cmd  = \rules_2.io_Chan1_in_2_Cmd ;
  assign \rules_2.io_Chan1_out_2_Data  = \rules_2.io_Chan1_in_2_Data ;
  assign \rules_2.io_Chan1_out_3_Cmd  = \rules_2.io_Chan1_in_3_Cmd ;
  assign \rules_2.io_Chan1_out_3_Data  = \rules_2.io_Chan1_in_3_Data ;
  assign \rules_2.io_Chan2_out_0_Cmd  = \rules_2.io_Chan2_in_0_Cmd ;
  assign \rules_2.io_Chan2_out_0_Data  = \rules_2.io_Chan2_in_0_Data ;
  assign \rules_2.io_Chan2_out_1_Cmd  = \rules_2.io_Chan2_in_1_Cmd ;
  assign \rules_2.io_Chan2_out_1_Data  = \rules_2.io_Chan2_in_1_Data ;
  assign \rules_2.io_Chan2_out_2_Cmd  = \rules_2.io_Chan2_in_2_Cmd ;
  assign \rules_2.io_Chan2_out_2_Data  = \rules_2.io_Chan2_in_2_Data ;
  assign \rules_2.io_Chan2_out_3_Cmd  = \rules_2.io_Chan2_in_3_Cmd ;
  assign \rules_2.io_Chan2_out_3_Data  = \rules_2.io_Chan2_in_3_Data ;
  assign \rules_2.io_Chan3_out_0_Cmd  = \rules_2.io_Chan3_in_0_Cmd ;
  assign \rules_2.io_Chan3_out_0_Data  = \rules_2.io_Chan3_in_0_Data ;
  assign \rules_2.io_Chan3_out_1_Cmd  = \rules_2.io_Chan3_in_1_Cmd ;
  assign \rules_2.io_Chan3_out_1_Data  = \rules_2.io_Chan3_in_1_Data ;
  assign \rules_2.io_Chan3_out_2_Cmd  = \rules_2.io_Chan3_in_2_Cmd ;
  assign \rules_2.io_Chan3_out_2_Data  = \rules_2.io_Chan3_in_2_Data ;
  assign \rules_2.io_Chan3_out_3_Cmd  = \rules_2.io_Chan3_in_3_Cmd ;
  assign \rules_2.io_Chan3_out_3_Data  = \rules_2.io_Chan3_in_3_Data ;
  assign \rules_2.io_CurCmd_out  = \rules_2.io_CurCmd_in ;
  assign \rules_2.io_CurPtr_out  = \rules_2.io_CurPtr_in ;
  assign \rules_2.io_ExGntd_out  = \rules_2.io_ExGntd_in ;
  assign \rules_2.io_InvSet_out_0  = \rules_2.io_InvSet_in_0 ;
  assign \rules_2.io_InvSet_out_1  = \rules_2.io_InvSet_in_1 ;
  assign \rules_2.io_InvSet_out_2  = \rules_2.io_InvSet_in_2 ;
  assign \rules_2.io_InvSet_out_3  = \rules_2.io_InvSet_in_3 ;
  assign \rules_2.io_MemData_out  = \rules_2.io_MemData_in ;
  assign \rules_2.io_ShrSet_out_0  = \rules_2.io_ShrSet_in_0 ;
  assign \rules_2.io_ShrSet_out_1  = \rules_2.io_ShrSet_in_1 ;
  assign \rules_2.io_ShrSet_out_2  = \rules_2.io_ShrSet_in_2 ;
  assign \rules_2.io_ShrSet_out_3  = \rules_2.io_ShrSet_in_3 ;
  assign \rules_2.io_AuxData_in  = AuxData_reg;
  assign rules_2_io_AuxData_out = \rules_2.io_AuxData_out ;
  assign \rules_2.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_2.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_2.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_2.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_2.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_2.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_2.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_2.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_2_io_Cache_out_0_Data = \rules_2.io_Cache_out_0_Data ;
  assign rules_2_io_Cache_out_0_State = \rules_2.io_Cache_out_0_State ;
  assign rules_2_io_Cache_out_1_Data = \rules_2.io_Cache_out_1_Data ;
  assign rules_2_io_Cache_out_1_State = \rules_2.io_Cache_out_1_State ;
  assign rules_2_io_Cache_out_2_Data = \rules_2.io_Cache_out_2_Data ;
  assign rules_2_io_Cache_out_2_State = \rules_2.io_Cache_out_2_State ;
  assign rules_2_io_Cache_out_3_Data = \rules_2.io_Cache_out_3_Data ;
  assign rules_2_io_Cache_out_3_State = \rules_2.io_Cache_out_3_State ;
  assign \rules_2.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_2.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_2.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_2.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_2.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_2.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_2.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_2.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_2_io_Chan1_out_0_Cmd = \rules_2.io_Chan1_out_0_Cmd ;
  assign rules_2_io_Chan1_out_0_Data = \rules_2.io_Chan1_out_0_Data ;
  assign rules_2_io_Chan1_out_1_Cmd = \rules_2.io_Chan1_out_1_Cmd ;
  assign rules_2_io_Chan1_out_1_Data = \rules_2.io_Chan1_out_1_Data ;
  assign rules_2_io_Chan1_out_2_Cmd = \rules_2.io_Chan1_out_2_Cmd ;
  assign rules_2_io_Chan1_out_2_Data = \rules_2.io_Chan1_out_2_Data ;
  assign rules_2_io_Chan1_out_3_Cmd = \rules_2.io_Chan1_out_3_Cmd ;
  assign rules_2_io_Chan1_out_3_Data = \rules_2.io_Chan1_out_3_Data ;
  assign \rules_2.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_2.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_2.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_2.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_2.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_2.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_2.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_2.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_2_io_Chan2_out_0_Cmd = \rules_2.io_Chan2_out_0_Cmd ;
  assign rules_2_io_Chan2_out_0_Data = \rules_2.io_Chan2_out_0_Data ;
  assign rules_2_io_Chan2_out_1_Cmd = \rules_2.io_Chan2_out_1_Cmd ;
  assign rules_2_io_Chan2_out_1_Data = \rules_2.io_Chan2_out_1_Data ;
  assign rules_2_io_Chan2_out_2_Cmd = \rules_2.io_Chan2_out_2_Cmd ;
  assign rules_2_io_Chan2_out_2_Data = \rules_2.io_Chan2_out_2_Data ;
  assign rules_2_io_Chan2_out_3_Cmd = \rules_2.io_Chan2_out_3_Cmd ;
  assign rules_2_io_Chan2_out_3_Data = \rules_2.io_Chan2_out_3_Data ;
  assign \rules_2.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_2.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_2.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_2.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_2.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_2.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_2.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_2.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_2_io_Chan3_out_0_Cmd = \rules_2.io_Chan3_out_0_Cmd ;
  assign rules_2_io_Chan3_out_0_Data = \rules_2.io_Chan3_out_0_Data ;
  assign rules_2_io_Chan3_out_1_Cmd = \rules_2.io_Chan3_out_1_Cmd ;
  assign rules_2_io_Chan3_out_1_Data = \rules_2.io_Chan3_out_1_Data ;
  assign rules_2_io_Chan3_out_2_Cmd = \rules_2.io_Chan3_out_2_Cmd ;
  assign rules_2_io_Chan3_out_2_Data = \rules_2.io_Chan3_out_2_Data ;
  assign rules_2_io_Chan3_out_3_Cmd = \rules_2.io_Chan3_out_3_Cmd ;
  assign rules_2_io_Chan3_out_3_Data = \rules_2.io_Chan3_out_3_Data ;
  assign \rules_2.io_CurCmd_in  = CurCmd_reg;
  assign rules_2_io_CurCmd_out = \rules_2.io_CurCmd_out ;
  assign \rules_2.io_CurPtr_in  = CurPtr_reg;
  assign rules_2_io_CurPtr_out = \rules_2.io_CurPtr_out ;
  assign \rules_2.io_ExGntd_in  = ExGntd_reg;
  assign rules_2_io_ExGntd_out = \rules_2.io_ExGntd_out ;
  assign \rules_2.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_2.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_2.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_2.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_2_io_InvSet_out_0 = \rules_2.io_InvSet_out_0 ;
  assign rules_2_io_InvSet_out_1 = \rules_2.io_InvSet_out_1 ;
  assign rules_2_io_InvSet_out_2 = \rules_2.io_InvSet_out_2 ;
  assign rules_2_io_InvSet_out_3 = \rules_2.io_InvSet_out_3 ;
  assign \rules_2.io_MemData_in  = MemData_reg;
  assign rules_2_io_MemData_out = \rules_2.io_MemData_out ;
  assign \rules_2.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_2.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_2.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_2.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_2_io_ShrSet_out_0 = \rules_2.io_ShrSet_out_0 ;
  assign rules_2_io_ShrSet_out_1 = \rules_2.io_ShrSet_out_1 ;
  assign rules_2_io_ShrSet_out_2 = \rules_2.io_ShrSet_out_2 ;
  assign rules_2_io_ShrSet_out_3 = \rules_2.io_ShrSet_out_3 ;
  assign \rules_2.io_en_r  = rules_2_io_en_r;
  assign \rules_19.io_AuxData_out  = \rules_19.io_AuxData_in ;
  assign \rules_19.io_Cache_out_0_Data  = \rules_19.io_Cache_in_0_Data ;
  assign \rules_19.io_Cache_out_0_State  = \rules_19.io_Cache_in_0_State ;
  assign \rules_19.io_Cache_out_1_Data  = \rules_19.io_Cache_in_1_Data ;
  assign \rules_19.io_Cache_out_1_State  = \rules_19.io_Cache_in_1_State ;
  assign \rules_19.io_Cache_out_2_Data  = \rules_19.io_Cache_in_2_Data ;
  assign \rules_19.io_Cache_out_2_State  = \rules_19.io_Cache_in_2_State ;
  assign \rules_19.io_Cache_out_3_Data  = \rules_19.io_Cache_in_3_Data ;
  assign \rules_19.io_Cache_out_3_State  = \rules_19.io_Cache_in_3_State ;
  assign \rules_19.io_Chan1_out_0_Cmd  = \rules_19.io_Chan1_in_0_Cmd ;
  assign \rules_19.io_Chan1_out_0_Data  = \rules_19.io_Chan1_in_0_Data ;
  assign \rules_19.io_Chan1_out_1_Cmd  = \rules_19.io_Chan1_in_1_Cmd ;
  assign \rules_19.io_Chan1_out_1_Data  = \rules_19.io_Chan1_in_1_Data ;
  assign \rules_19.io_Chan1_out_2_Cmd  = \rules_19.io_Chan1_in_2_Cmd ;
  assign \rules_19.io_Chan1_out_2_Data  = \rules_19.io_Chan1_in_2_Data ;
  assign \rules_19.io_Chan1_out_3_Data  = \rules_19.io_Chan1_in_3_Data ;
  assign \rules_19.io_Chan2_out_0_Cmd  = \rules_19.io_Chan2_in_0_Cmd ;
  assign \rules_19.io_Chan2_out_0_Data  = \rules_19.io_Chan2_in_0_Data ;
  assign \rules_19.io_Chan2_out_1_Cmd  = \rules_19.io_Chan2_in_1_Cmd ;
  assign \rules_19.io_Chan2_out_1_Data  = \rules_19.io_Chan2_in_1_Data ;
  assign \rules_19.io_Chan2_out_2_Cmd  = \rules_19.io_Chan2_in_2_Cmd ;
  assign \rules_19.io_Chan2_out_2_Data  = \rules_19.io_Chan2_in_2_Data ;
  assign \rules_19.io_Chan2_out_3_Cmd  = \rules_19.io_Chan2_in_3_Cmd ;
  assign \rules_19.io_Chan2_out_3_Data  = \rules_19.io_Chan2_in_3_Data ;
  assign \rules_19.io_Chan3_out_0_Cmd  = \rules_19.io_Chan3_in_0_Cmd ;
  assign \rules_19.io_Chan3_out_0_Data  = \rules_19.io_Chan3_in_0_Data ;
  assign \rules_19.io_Chan3_out_1_Cmd  = \rules_19.io_Chan3_in_1_Cmd ;
  assign \rules_19.io_Chan3_out_1_Data  = \rules_19.io_Chan3_in_1_Data ;
  assign \rules_19.io_Chan3_out_2_Cmd  = \rules_19.io_Chan3_in_2_Cmd ;
  assign \rules_19.io_Chan3_out_2_Data  = \rules_19.io_Chan3_in_2_Data ;
  assign \rules_19.io_Chan3_out_3_Cmd  = \rules_19.io_Chan3_in_3_Cmd ;
  assign \rules_19.io_Chan3_out_3_Data  = \rules_19.io_Chan3_in_3_Data ;
  assign \rules_19.io_ExGntd_out  = \rules_19.io_ExGntd_in ;
  assign \rules_19.io_InvSet_out_0  = \rules_19.io_InvSet_in_0 ;
  assign \rules_19.io_MemData_out  = \rules_19.io_MemData_in ;
  assign \rules_19.io_ShrSet_out_0  = \rules_19.io_ShrSet_in_0 ;
  assign \rules_19.io_ShrSet_out_1  = \rules_19.io_ShrSet_in_1 ;
  assign \rules_19.io_ShrSet_out_2  = \rules_19.io_ShrSet_in_2 ;
  assign \rules_19.io_ShrSet_out_3  = \rules_19.io_ShrSet_in_3 ;
  assign \rules_19.io_AuxData_in  = AuxData_reg;
  assign rules_19_io_AuxData_out = \rules_19.io_AuxData_out ;
  assign \rules_19.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_19.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_19.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_19.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_19.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_19.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_19.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_19.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_19_io_Cache_out_0_Data = \rules_19.io_Cache_out_0_Data ;
  assign rules_19_io_Cache_out_0_State = \rules_19.io_Cache_out_0_State ;
  assign rules_19_io_Cache_out_1_Data = \rules_19.io_Cache_out_1_Data ;
  assign rules_19_io_Cache_out_1_State = \rules_19.io_Cache_out_1_State ;
  assign rules_19_io_Cache_out_2_Data = \rules_19.io_Cache_out_2_Data ;
  assign rules_19_io_Cache_out_2_State = \rules_19.io_Cache_out_2_State ;
  assign rules_19_io_Cache_out_3_Data = \rules_19.io_Cache_out_3_Data ;
  assign rules_19_io_Cache_out_3_State = \rules_19.io_Cache_out_3_State ;
  assign \rules_19.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_19.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_19.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_19.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_19.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_19.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_19.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_19.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_19_io_Chan1_out_0_Cmd = \rules_19.io_Chan1_out_0_Cmd ;
  assign rules_19_io_Chan1_out_0_Data = \rules_19.io_Chan1_out_0_Data ;
  assign rules_19_io_Chan1_out_1_Cmd = \rules_19.io_Chan1_out_1_Cmd ;
  assign rules_19_io_Chan1_out_1_Data = \rules_19.io_Chan1_out_1_Data ;
  assign rules_19_io_Chan1_out_2_Cmd = \rules_19.io_Chan1_out_2_Cmd ;
  assign rules_19_io_Chan1_out_2_Data = \rules_19.io_Chan1_out_2_Data ;
  assign rules_19_io_Chan1_out_3_Cmd = \rules_19.io_Chan1_out_3_Cmd ;
  assign rules_19_io_Chan1_out_3_Data = \rules_19.io_Chan1_out_3_Data ;
  assign \rules_19.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_19.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_19.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_19.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_19.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_19.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_19.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_19.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_19_io_Chan2_out_0_Cmd = \rules_19.io_Chan2_out_0_Cmd ;
  assign rules_19_io_Chan2_out_0_Data = \rules_19.io_Chan2_out_0_Data ;
  assign rules_19_io_Chan2_out_1_Cmd = \rules_19.io_Chan2_out_1_Cmd ;
  assign rules_19_io_Chan2_out_1_Data = \rules_19.io_Chan2_out_1_Data ;
  assign rules_19_io_Chan2_out_2_Cmd = \rules_19.io_Chan2_out_2_Cmd ;
  assign rules_19_io_Chan2_out_2_Data = \rules_19.io_Chan2_out_2_Data ;
  assign rules_19_io_Chan2_out_3_Cmd = \rules_19.io_Chan2_out_3_Cmd ;
  assign rules_19_io_Chan2_out_3_Data = \rules_19.io_Chan2_out_3_Data ;
  assign \rules_19.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_19.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_19.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_19.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_19.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_19.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_19.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_19.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_19_io_Chan3_out_0_Cmd = \rules_19.io_Chan3_out_0_Cmd ;
  assign rules_19_io_Chan3_out_0_Data = \rules_19.io_Chan3_out_0_Data ;
  assign rules_19_io_Chan3_out_1_Cmd = \rules_19.io_Chan3_out_1_Cmd ;
  assign rules_19_io_Chan3_out_1_Data = \rules_19.io_Chan3_out_1_Data ;
  assign rules_19_io_Chan3_out_2_Cmd = \rules_19.io_Chan3_out_2_Cmd ;
  assign rules_19_io_Chan3_out_2_Data = \rules_19.io_Chan3_out_2_Data ;
  assign rules_19_io_Chan3_out_3_Cmd = \rules_19.io_Chan3_out_3_Cmd ;
  assign rules_19_io_Chan3_out_3_Data = \rules_19.io_Chan3_out_3_Data ;
  assign \rules_19.io_CurCmd_in  = CurCmd_reg;
  assign rules_19_io_CurCmd_out = \rules_19.io_CurCmd_out ;
  assign \rules_19.io_CurPtr_in  = CurPtr_reg;
  assign rules_19_io_CurPtr_out = \rules_19.io_CurPtr_out ;
  assign \rules_19.io_ExGntd_in  = ExGntd_reg;
  assign rules_19_io_ExGntd_out = \rules_19.io_ExGntd_out ;
  assign \rules_19.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_19.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_19.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_19.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_19_io_InvSet_out_0 = \rules_19.io_InvSet_out_0 ;
  assign rules_19_io_InvSet_out_1 = \rules_19.io_InvSet_out_1 ;
  assign rules_19_io_InvSet_out_2 = \rules_19.io_InvSet_out_2 ;
  assign rules_19_io_InvSet_out_3 = \rules_19.io_InvSet_out_3 ;
  assign \rules_19.io_MemData_in  = MemData_reg;
  assign rules_19_io_MemData_out = \rules_19.io_MemData_out ;
  assign \rules_19.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_19.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_19.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_19.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_19_io_ShrSet_out_0 = \rules_19.io_ShrSet_out_0 ;
  assign rules_19_io_ShrSet_out_1 = \rules_19.io_ShrSet_out_1 ;
  assign rules_19_io_ShrSet_out_2 = \rules_19.io_ShrSet_out_2 ;
  assign rules_19_io_ShrSet_out_3 = \rules_19.io_ShrSet_out_3 ;
  assign \rules_19.io_en_r  = rules_19_io_en_r;
  assign \rules_18.io_AuxData_out  = \rules_18.io_AuxData_in ;
  assign \rules_18.io_Cache_out_0_Data  = \rules_18.io_Cache_in_0_Data ;
  assign \rules_18.io_Cache_out_0_State  = \rules_18.io_Cache_in_0_State ;
  assign \rules_18.io_Cache_out_1_Data  = \rules_18.io_Cache_in_1_Data ;
  assign \rules_18.io_Cache_out_1_State  = \rules_18.io_Cache_in_1_State ;
  assign \rules_18.io_Cache_out_2_Data  = \rules_18.io_Cache_in_2_Data ;
  assign \rules_18.io_Cache_out_2_State  = \rules_18.io_Cache_in_2_State ;
  assign \rules_18.io_Cache_out_3_Data  = \rules_18.io_Cache_in_3_Data ;
  assign \rules_18.io_Cache_out_3_State  = \rules_18.io_Cache_in_3_State ;
  assign \rules_18.io_Chan1_out_0_Cmd  = \rules_18.io_Chan1_in_0_Cmd ;
  assign \rules_18.io_Chan1_out_0_Data  = \rules_18.io_Chan1_in_0_Data ;
  assign \rules_18.io_Chan1_out_1_Cmd  = \rules_18.io_Chan1_in_1_Cmd ;
  assign \rules_18.io_Chan1_out_1_Data  = \rules_18.io_Chan1_in_1_Data ;
  assign \rules_18.io_Chan1_out_2_Data  = \rules_18.io_Chan1_in_2_Data ;
  assign \rules_18.io_Chan1_out_3_Cmd  = \rules_18.io_Chan1_in_3_Cmd ;
  assign \rules_18.io_Chan1_out_3_Data  = \rules_18.io_Chan1_in_3_Data ;
  assign \rules_18.io_Chan2_out_0_Cmd  = \rules_18.io_Chan2_in_0_Cmd ;
  assign \rules_18.io_Chan2_out_0_Data  = \rules_18.io_Chan2_in_0_Data ;
  assign \rules_18.io_Chan2_out_1_Cmd  = \rules_18.io_Chan2_in_1_Cmd ;
  assign \rules_18.io_Chan2_out_1_Data  = \rules_18.io_Chan2_in_1_Data ;
  assign \rules_18.io_Chan2_out_2_Cmd  = \rules_18.io_Chan2_in_2_Cmd ;
  assign \rules_18.io_Chan2_out_2_Data  = \rules_18.io_Chan2_in_2_Data ;
  assign \rules_18.io_Chan2_out_3_Cmd  = \rules_18.io_Chan2_in_3_Cmd ;
  assign \rules_18.io_Chan2_out_3_Data  = \rules_18.io_Chan2_in_3_Data ;
  assign \rules_18.io_Chan3_out_0_Cmd  = \rules_18.io_Chan3_in_0_Cmd ;
  assign \rules_18.io_Chan3_out_0_Data  = \rules_18.io_Chan3_in_0_Data ;
  assign \rules_18.io_Chan3_out_1_Cmd  = \rules_18.io_Chan3_in_1_Cmd ;
  assign \rules_18.io_Chan3_out_1_Data  = \rules_18.io_Chan3_in_1_Data ;
  assign \rules_18.io_Chan3_out_2_Cmd  = \rules_18.io_Chan3_in_2_Cmd ;
  assign \rules_18.io_Chan3_out_2_Data  = \rules_18.io_Chan3_in_2_Data ;
  assign \rules_18.io_Chan3_out_3_Cmd  = \rules_18.io_Chan3_in_3_Cmd ;
  assign \rules_18.io_Chan3_out_3_Data  = \rules_18.io_Chan3_in_3_Data ;
  assign \rules_18.io_ExGntd_out  = \rules_18.io_ExGntd_in ;
  assign \rules_18.io_InvSet_out_0  = \rules_18.io_InvSet_in_0 ;
  assign \rules_18.io_MemData_out  = \rules_18.io_MemData_in ;
  assign \rules_18.io_ShrSet_out_0  = \rules_18.io_ShrSet_in_0 ;
  assign \rules_18.io_ShrSet_out_1  = \rules_18.io_ShrSet_in_1 ;
  assign \rules_18.io_ShrSet_out_2  = \rules_18.io_ShrSet_in_2 ;
  assign \rules_18.io_ShrSet_out_3  = \rules_18.io_ShrSet_in_3 ;
  assign \rules_18.io_AuxData_in  = AuxData_reg;
  assign rules_18_io_AuxData_out = \rules_18.io_AuxData_out ;
  assign \rules_18.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_18.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_18.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_18.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_18.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_18.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_18.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_18.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_18_io_Cache_out_0_Data = \rules_18.io_Cache_out_0_Data ;
  assign rules_18_io_Cache_out_0_State = \rules_18.io_Cache_out_0_State ;
  assign rules_18_io_Cache_out_1_Data = \rules_18.io_Cache_out_1_Data ;
  assign rules_18_io_Cache_out_1_State = \rules_18.io_Cache_out_1_State ;
  assign rules_18_io_Cache_out_2_Data = \rules_18.io_Cache_out_2_Data ;
  assign rules_18_io_Cache_out_2_State = \rules_18.io_Cache_out_2_State ;
  assign rules_18_io_Cache_out_3_Data = \rules_18.io_Cache_out_3_Data ;
  assign rules_18_io_Cache_out_3_State = \rules_18.io_Cache_out_3_State ;
  assign \rules_18.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_18.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_18.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_18.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_18.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_18.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_18.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_18.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_18_io_Chan1_out_0_Cmd = \rules_18.io_Chan1_out_0_Cmd ;
  assign rules_18_io_Chan1_out_0_Data = \rules_18.io_Chan1_out_0_Data ;
  assign rules_18_io_Chan1_out_1_Cmd = \rules_18.io_Chan1_out_1_Cmd ;
  assign rules_18_io_Chan1_out_1_Data = \rules_18.io_Chan1_out_1_Data ;
  assign rules_18_io_Chan1_out_2_Cmd = \rules_18.io_Chan1_out_2_Cmd ;
  assign rules_18_io_Chan1_out_2_Data = \rules_18.io_Chan1_out_2_Data ;
  assign rules_18_io_Chan1_out_3_Cmd = \rules_18.io_Chan1_out_3_Cmd ;
  assign rules_18_io_Chan1_out_3_Data = \rules_18.io_Chan1_out_3_Data ;
  assign \rules_18.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_18.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_18.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_18.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_18.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_18.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_18.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_18.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_18_io_Chan2_out_0_Cmd = \rules_18.io_Chan2_out_0_Cmd ;
  assign rules_18_io_Chan2_out_0_Data = \rules_18.io_Chan2_out_0_Data ;
  assign rules_18_io_Chan2_out_1_Cmd = \rules_18.io_Chan2_out_1_Cmd ;
  assign rules_18_io_Chan2_out_1_Data = \rules_18.io_Chan2_out_1_Data ;
  assign rules_18_io_Chan2_out_2_Cmd = \rules_18.io_Chan2_out_2_Cmd ;
  assign rules_18_io_Chan2_out_2_Data = \rules_18.io_Chan2_out_2_Data ;
  assign rules_18_io_Chan2_out_3_Cmd = \rules_18.io_Chan2_out_3_Cmd ;
  assign rules_18_io_Chan2_out_3_Data = \rules_18.io_Chan2_out_3_Data ;
  assign \rules_18.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_18.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_18.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_18.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_18.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_18.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_18.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_18.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_18_io_Chan3_out_0_Cmd = \rules_18.io_Chan3_out_0_Cmd ;
  assign rules_18_io_Chan3_out_0_Data = \rules_18.io_Chan3_out_0_Data ;
  assign rules_18_io_Chan3_out_1_Cmd = \rules_18.io_Chan3_out_1_Cmd ;
  assign rules_18_io_Chan3_out_1_Data = \rules_18.io_Chan3_out_1_Data ;
  assign rules_18_io_Chan3_out_2_Cmd = \rules_18.io_Chan3_out_2_Cmd ;
  assign rules_18_io_Chan3_out_2_Data = \rules_18.io_Chan3_out_2_Data ;
  assign rules_18_io_Chan3_out_3_Cmd = \rules_18.io_Chan3_out_3_Cmd ;
  assign rules_18_io_Chan3_out_3_Data = \rules_18.io_Chan3_out_3_Data ;
  assign \rules_18.io_CurCmd_in  = CurCmd_reg;
  assign rules_18_io_CurCmd_out = \rules_18.io_CurCmd_out ;
  assign \rules_18.io_CurPtr_in  = CurPtr_reg;
  assign rules_18_io_CurPtr_out = \rules_18.io_CurPtr_out ;
  assign \rules_18.io_ExGntd_in  = ExGntd_reg;
  assign rules_18_io_ExGntd_out = \rules_18.io_ExGntd_out ;
  assign \rules_18.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_18.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_18.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_18.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_18_io_InvSet_out_0 = \rules_18.io_InvSet_out_0 ;
  assign rules_18_io_InvSet_out_1 = \rules_18.io_InvSet_out_1 ;
  assign rules_18_io_InvSet_out_2 = \rules_18.io_InvSet_out_2 ;
  assign rules_18_io_InvSet_out_3 = \rules_18.io_InvSet_out_3 ;
  assign \rules_18.io_MemData_in  = MemData_reg;
  assign rules_18_io_MemData_out = \rules_18.io_MemData_out ;
  assign \rules_18.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_18.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_18.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_18.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_18_io_ShrSet_out_0 = \rules_18.io_ShrSet_out_0 ;
  assign rules_18_io_ShrSet_out_1 = \rules_18.io_ShrSet_out_1 ;
  assign rules_18_io_ShrSet_out_2 = \rules_18.io_ShrSet_out_2 ;
  assign rules_18_io_ShrSet_out_3 = \rules_18.io_ShrSet_out_3 ;
  assign \rules_18.io_en_r  = rules_18_io_en_r;
  assign \rules_17.io_AuxData_out  = \rules_17.io_AuxData_in ;
  assign \rules_17.io_Cache_out_0_Data  = \rules_17.io_Cache_in_0_Data ;
  assign \rules_17.io_Cache_out_0_State  = \rules_17.io_Cache_in_0_State ;
  assign \rules_17.io_Cache_out_1_Data  = \rules_17.io_Cache_in_1_Data ;
  assign \rules_17.io_Cache_out_1_State  = \rules_17.io_Cache_in_1_State ;
  assign \rules_17.io_Cache_out_2_Data  = \rules_17.io_Cache_in_2_Data ;
  assign \rules_17.io_Cache_out_2_State  = \rules_17.io_Cache_in_2_State ;
  assign \rules_17.io_Cache_out_3_Data  = \rules_17.io_Cache_in_3_Data ;
  assign \rules_17.io_Cache_out_3_State  = \rules_17.io_Cache_in_3_State ;
  assign \rules_17.io_Chan1_out_0_Cmd  = \rules_17.io_Chan1_in_0_Cmd ;
  assign \rules_17.io_Chan1_out_0_Data  = \rules_17.io_Chan1_in_0_Data ;
  assign \rules_17.io_Chan1_out_1_Data  = \rules_17.io_Chan1_in_1_Data ;
  assign \rules_17.io_Chan1_out_2_Cmd  = \rules_17.io_Chan1_in_2_Cmd ;
  assign \rules_17.io_Chan1_out_2_Data  = \rules_17.io_Chan1_in_2_Data ;
  assign \rules_17.io_Chan1_out_3_Cmd  = \rules_17.io_Chan1_in_3_Cmd ;
  assign \rules_17.io_Chan1_out_3_Data  = \rules_17.io_Chan1_in_3_Data ;
  assign \rules_17.io_Chan2_out_0_Cmd  = \rules_17.io_Chan2_in_0_Cmd ;
  assign \rules_17.io_Chan2_out_0_Data  = \rules_17.io_Chan2_in_0_Data ;
  assign \rules_17.io_Chan2_out_1_Cmd  = \rules_17.io_Chan2_in_1_Cmd ;
  assign \rules_17.io_Chan2_out_1_Data  = \rules_17.io_Chan2_in_1_Data ;
  assign \rules_17.io_Chan2_out_2_Cmd  = \rules_17.io_Chan2_in_2_Cmd ;
  assign \rules_17.io_Chan2_out_2_Data  = \rules_17.io_Chan2_in_2_Data ;
  assign \rules_17.io_Chan2_out_3_Cmd  = \rules_17.io_Chan2_in_3_Cmd ;
  assign \rules_17.io_Chan2_out_3_Data  = \rules_17.io_Chan2_in_3_Data ;
  assign \rules_17.io_Chan3_out_0_Cmd  = \rules_17.io_Chan3_in_0_Cmd ;
  assign \rules_17.io_Chan3_out_0_Data  = \rules_17.io_Chan3_in_0_Data ;
  assign \rules_17.io_Chan3_out_1_Cmd  = \rules_17.io_Chan3_in_1_Cmd ;
  assign \rules_17.io_Chan3_out_1_Data  = \rules_17.io_Chan3_in_1_Data ;
  assign \rules_17.io_Chan3_out_2_Cmd  = \rules_17.io_Chan3_in_2_Cmd ;
  assign \rules_17.io_Chan3_out_2_Data  = \rules_17.io_Chan3_in_2_Data ;
  assign \rules_17.io_Chan3_out_3_Cmd  = \rules_17.io_Chan3_in_3_Cmd ;
  assign \rules_17.io_Chan3_out_3_Data  = \rules_17.io_Chan3_in_3_Data ;
  assign \rules_17.io_ExGntd_out  = \rules_17.io_ExGntd_in ;
  assign \rules_17.io_InvSet_out_0  = \rules_17.io_InvSet_in_0 ;
  assign \rules_17.io_MemData_out  = \rules_17.io_MemData_in ;
  assign \rules_17.io_ShrSet_out_0  = \rules_17.io_ShrSet_in_0 ;
  assign \rules_17.io_ShrSet_out_1  = \rules_17.io_ShrSet_in_1 ;
  assign \rules_17.io_ShrSet_out_2  = \rules_17.io_ShrSet_in_2 ;
  assign \rules_17.io_ShrSet_out_3  = \rules_17.io_ShrSet_in_3 ;
  assign \rules_17.io_AuxData_in  = AuxData_reg;
  assign rules_17_io_AuxData_out = \rules_17.io_AuxData_out ;
  assign \rules_17.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_17.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_17.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_17.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_17.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_17.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_17.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_17.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_17_io_Cache_out_0_Data = \rules_17.io_Cache_out_0_Data ;
  assign rules_17_io_Cache_out_0_State = \rules_17.io_Cache_out_0_State ;
  assign rules_17_io_Cache_out_1_Data = \rules_17.io_Cache_out_1_Data ;
  assign rules_17_io_Cache_out_1_State = \rules_17.io_Cache_out_1_State ;
  assign rules_17_io_Cache_out_2_Data = \rules_17.io_Cache_out_2_Data ;
  assign rules_17_io_Cache_out_2_State = \rules_17.io_Cache_out_2_State ;
  assign rules_17_io_Cache_out_3_Data = \rules_17.io_Cache_out_3_Data ;
  assign rules_17_io_Cache_out_3_State = \rules_17.io_Cache_out_3_State ;
  assign \rules_17.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_17.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_17.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_17.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_17.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_17.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_17.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_17.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_17_io_Chan1_out_0_Cmd = \rules_17.io_Chan1_out_0_Cmd ;
  assign rules_17_io_Chan1_out_0_Data = \rules_17.io_Chan1_out_0_Data ;
  assign rules_17_io_Chan1_out_1_Cmd = \rules_17.io_Chan1_out_1_Cmd ;
  assign rules_17_io_Chan1_out_1_Data = \rules_17.io_Chan1_out_1_Data ;
  assign rules_17_io_Chan1_out_2_Cmd = \rules_17.io_Chan1_out_2_Cmd ;
  assign rules_17_io_Chan1_out_2_Data = \rules_17.io_Chan1_out_2_Data ;
  assign rules_17_io_Chan1_out_3_Cmd = \rules_17.io_Chan1_out_3_Cmd ;
  assign rules_17_io_Chan1_out_3_Data = \rules_17.io_Chan1_out_3_Data ;
  assign \rules_17.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_17.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_17.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_17.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_17.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_17.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_17.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_17.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_17_io_Chan2_out_0_Cmd = \rules_17.io_Chan2_out_0_Cmd ;
  assign rules_17_io_Chan2_out_0_Data = \rules_17.io_Chan2_out_0_Data ;
  assign rules_17_io_Chan2_out_1_Cmd = \rules_17.io_Chan2_out_1_Cmd ;
  assign rules_17_io_Chan2_out_1_Data = \rules_17.io_Chan2_out_1_Data ;
  assign rules_17_io_Chan2_out_2_Cmd = \rules_17.io_Chan2_out_2_Cmd ;
  assign rules_17_io_Chan2_out_2_Data = \rules_17.io_Chan2_out_2_Data ;
  assign rules_17_io_Chan2_out_3_Cmd = \rules_17.io_Chan2_out_3_Cmd ;
  assign rules_17_io_Chan2_out_3_Data = \rules_17.io_Chan2_out_3_Data ;
  assign \rules_17.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_17.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_17.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_17.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_17.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_17.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_17.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_17.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_17_io_Chan3_out_0_Cmd = \rules_17.io_Chan3_out_0_Cmd ;
  assign rules_17_io_Chan3_out_0_Data = \rules_17.io_Chan3_out_0_Data ;
  assign rules_17_io_Chan3_out_1_Cmd = \rules_17.io_Chan3_out_1_Cmd ;
  assign rules_17_io_Chan3_out_1_Data = \rules_17.io_Chan3_out_1_Data ;
  assign rules_17_io_Chan3_out_2_Cmd = \rules_17.io_Chan3_out_2_Cmd ;
  assign rules_17_io_Chan3_out_2_Data = \rules_17.io_Chan3_out_2_Data ;
  assign rules_17_io_Chan3_out_3_Cmd = \rules_17.io_Chan3_out_3_Cmd ;
  assign rules_17_io_Chan3_out_3_Data = \rules_17.io_Chan3_out_3_Data ;
  assign \rules_17.io_CurCmd_in  = CurCmd_reg;
  assign rules_17_io_CurCmd_out = \rules_17.io_CurCmd_out ;
  assign \rules_17.io_CurPtr_in  = CurPtr_reg;
  assign rules_17_io_CurPtr_out = \rules_17.io_CurPtr_out ;
  assign \rules_17.io_ExGntd_in  = ExGntd_reg;
  assign rules_17_io_ExGntd_out = \rules_17.io_ExGntd_out ;
  assign \rules_17.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_17.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_17.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_17.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_17_io_InvSet_out_0 = \rules_17.io_InvSet_out_0 ;
  assign rules_17_io_InvSet_out_1 = \rules_17.io_InvSet_out_1 ;
  assign rules_17_io_InvSet_out_2 = \rules_17.io_InvSet_out_2 ;
  assign rules_17_io_InvSet_out_3 = \rules_17.io_InvSet_out_3 ;
  assign \rules_17.io_MemData_in  = MemData_reg;
  assign rules_17_io_MemData_out = \rules_17.io_MemData_out ;
  assign \rules_17.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_17.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_17.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_17.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_17_io_ShrSet_out_0 = \rules_17.io_ShrSet_out_0 ;
  assign rules_17_io_ShrSet_out_1 = \rules_17.io_ShrSet_out_1 ;
  assign rules_17_io_ShrSet_out_2 = \rules_17.io_ShrSet_out_2 ;
  assign rules_17_io_ShrSet_out_3 = \rules_17.io_ShrSet_out_3 ;
  assign \rules_17.io_en_r  = rules_17_io_en_r;
  assign \rules_16.io_AuxData_out  = \rules_16.io_AuxData_in ;
  assign \rules_16.io_Cache_out_0_Data  = \rules_16.io_Cache_in_0_Data ;
  assign \rules_16.io_Cache_out_0_State  = \rules_16.io_Cache_in_0_State ;
  assign \rules_16.io_Cache_out_1_Data  = \rules_16.io_Cache_in_1_Data ;
  assign \rules_16.io_Cache_out_1_State  = \rules_16.io_Cache_in_1_State ;
  assign \rules_16.io_Cache_out_2_Data  = \rules_16.io_Cache_in_2_Data ;
  assign \rules_16.io_Cache_out_2_State  = \rules_16.io_Cache_in_2_State ;
  assign \rules_16.io_Cache_out_3_Data  = \rules_16.io_Cache_in_3_Data ;
  assign \rules_16.io_Cache_out_3_State  = \rules_16.io_Cache_in_3_State ;
  assign \rules_16.io_Chan1_out_0_Cmd  = \rules_16.io_Chan1_in_0_Cmd ;
  assign \rules_16.io_Chan1_out_0_Data  = \rules_16.io_Chan1_in_0_Data ;
  assign \rules_16.io_Chan1_out_1_Cmd  = \rules_16.io_Chan1_in_1_Cmd ;
  assign \rules_16.io_Chan1_out_1_Data  = \rules_16.io_Chan1_in_1_Data ;
  assign \rules_16.io_Chan1_out_2_Cmd  = \rules_16.io_Chan1_in_2_Cmd ;
  assign \rules_16.io_Chan1_out_2_Data  = \rules_16.io_Chan1_in_2_Data ;
  assign \rules_16.io_Chan1_out_3_Data  = \rules_16.io_Chan1_in_3_Data ;
  assign \rules_16.io_Chan2_out_0_Cmd  = \rules_16.io_Chan2_in_0_Cmd ;
  assign \rules_16.io_Chan2_out_0_Data  = \rules_16.io_Chan2_in_0_Data ;
  assign \rules_16.io_Chan2_out_1_Cmd  = \rules_16.io_Chan2_in_1_Cmd ;
  assign \rules_16.io_Chan2_out_1_Data  = \rules_16.io_Chan2_in_1_Data ;
  assign \rules_16.io_Chan2_out_2_Cmd  = \rules_16.io_Chan2_in_2_Cmd ;
  assign \rules_16.io_Chan2_out_2_Data  = \rules_16.io_Chan2_in_2_Data ;
  assign \rules_16.io_Chan2_out_3_Cmd  = \rules_16.io_Chan2_in_3_Cmd ;
  assign \rules_16.io_Chan2_out_3_Data  = \rules_16.io_Chan2_in_3_Data ;
  assign \rules_16.io_Chan3_out_0_Cmd  = \rules_16.io_Chan3_in_0_Cmd ;
  assign \rules_16.io_Chan3_out_0_Data  = \rules_16.io_Chan3_in_0_Data ;
  assign \rules_16.io_Chan3_out_1_Cmd  = \rules_16.io_Chan3_in_1_Cmd ;
  assign \rules_16.io_Chan3_out_1_Data  = \rules_16.io_Chan3_in_1_Data ;
  assign \rules_16.io_Chan3_out_2_Cmd  = \rules_16.io_Chan3_in_2_Cmd ;
  assign \rules_16.io_Chan3_out_2_Data  = \rules_16.io_Chan3_in_2_Data ;
  assign \rules_16.io_Chan3_out_3_Cmd  = \rules_16.io_Chan3_in_3_Cmd ;
  assign \rules_16.io_Chan3_out_3_Data  = \rules_16.io_Chan3_in_3_Data ;
  assign \rules_16.io_ExGntd_out  = \rules_16.io_ExGntd_in ;
  assign \rules_16.io_InvSet_out_0  = \rules_16.io_InvSet_in_0 ;
  assign \rules_16.io_MemData_out  = \rules_16.io_MemData_in ;
  assign \rules_16.io_ShrSet_out_0  = \rules_16.io_ShrSet_in_0 ;
  assign \rules_16.io_ShrSet_out_1  = \rules_16.io_ShrSet_in_1 ;
  assign \rules_16.io_ShrSet_out_2  = \rules_16.io_ShrSet_in_2 ;
  assign \rules_16.io_ShrSet_out_3  = \rules_16.io_ShrSet_in_3 ;
  assign \rules_16.io_AuxData_in  = AuxData_reg;
  assign rules_16_io_AuxData_out = \rules_16.io_AuxData_out ;
  assign \rules_16.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_16.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_16.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_16.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_16.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_16.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_16.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_16.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_16_io_Cache_out_0_Data = \rules_16.io_Cache_out_0_Data ;
  assign rules_16_io_Cache_out_0_State = \rules_16.io_Cache_out_0_State ;
  assign rules_16_io_Cache_out_1_Data = \rules_16.io_Cache_out_1_Data ;
  assign rules_16_io_Cache_out_1_State = \rules_16.io_Cache_out_1_State ;
  assign rules_16_io_Cache_out_2_Data = \rules_16.io_Cache_out_2_Data ;
  assign rules_16_io_Cache_out_2_State = \rules_16.io_Cache_out_2_State ;
  assign rules_16_io_Cache_out_3_Data = \rules_16.io_Cache_out_3_Data ;
  assign rules_16_io_Cache_out_3_State = \rules_16.io_Cache_out_3_State ;
  assign \rules_16.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_16.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_16.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_16.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_16.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_16.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_16.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_16.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_16_io_Chan1_out_0_Cmd = \rules_16.io_Chan1_out_0_Cmd ;
  assign rules_16_io_Chan1_out_0_Data = \rules_16.io_Chan1_out_0_Data ;
  assign rules_16_io_Chan1_out_1_Cmd = \rules_16.io_Chan1_out_1_Cmd ;
  assign rules_16_io_Chan1_out_1_Data = \rules_16.io_Chan1_out_1_Data ;
  assign rules_16_io_Chan1_out_2_Cmd = \rules_16.io_Chan1_out_2_Cmd ;
  assign rules_16_io_Chan1_out_2_Data = \rules_16.io_Chan1_out_2_Data ;
  assign rules_16_io_Chan1_out_3_Cmd = \rules_16.io_Chan1_out_3_Cmd ;
  assign rules_16_io_Chan1_out_3_Data = \rules_16.io_Chan1_out_3_Data ;
  assign \rules_16.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_16.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_16.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_16.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_16.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_16.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_16.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_16.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_16_io_Chan2_out_0_Cmd = \rules_16.io_Chan2_out_0_Cmd ;
  assign rules_16_io_Chan2_out_0_Data = \rules_16.io_Chan2_out_0_Data ;
  assign rules_16_io_Chan2_out_1_Cmd = \rules_16.io_Chan2_out_1_Cmd ;
  assign rules_16_io_Chan2_out_1_Data = \rules_16.io_Chan2_out_1_Data ;
  assign rules_16_io_Chan2_out_2_Cmd = \rules_16.io_Chan2_out_2_Cmd ;
  assign rules_16_io_Chan2_out_2_Data = \rules_16.io_Chan2_out_2_Data ;
  assign rules_16_io_Chan2_out_3_Cmd = \rules_16.io_Chan2_out_3_Cmd ;
  assign rules_16_io_Chan2_out_3_Data = \rules_16.io_Chan2_out_3_Data ;
  assign \rules_16.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_16.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_16.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_16.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_16.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_16.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_16.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_16.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_16_io_Chan3_out_0_Cmd = \rules_16.io_Chan3_out_0_Cmd ;
  assign rules_16_io_Chan3_out_0_Data = \rules_16.io_Chan3_out_0_Data ;
  assign rules_16_io_Chan3_out_1_Cmd = \rules_16.io_Chan3_out_1_Cmd ;
  assign rules_16_io_Chan3_out_1_Data = \rules_16.io_Chan3_out_1_Data ;
  assign rules_16_io_Chan3_out_2_Cmd = \rules_16.io_Chan3_out_2_Cmd ;
  assign rules_16_io_Chan3_out_2_Data = \rules_16.io_Chan3_out_2_Data ;
  assign rules_16_io_Chan3_out_3_Cmd = \rules_16.io_Chan3_out_3_Cmd ;
  assign rules_16_io_Chan3_out_3_Data = \rules_16.io_Chan3_out_3_Data ;
  assign \rules_16.io_CurCmd_in  = CurCmd_reg;
  assign rules_16_io_CurCmd_out = \rules_16.io_CurCmd_out ;
  assign \rules_16.io_CurPtr_in  = CurPtr_reg;
  assign rules_16_io_CurPtr_out = \rules_16.io_CurPtr_out ;
  assign \rules_16.io_ExGntd_in  = ExGntd_reg;
  assign rules_16_io_ExGntd_out = \rules_16.io_ExGntd_out ;
  assign \rules_16.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_16.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_16.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_16.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_16_io_InvSet_out_0 = \rules_16.io_InvSet_out_0 ;
  assign rules_16_io_InvSet_out_1 = \rules_16.io_InvSet_out_1 ;
  assign rules_16_io_InvSet_out_2 = \rules_16.io_InvSet_out_2 ;
  assign rules_16_io_InvSet_out_3 = \rules_16.io_InvSet_out_3 ;
  assign \rules_16.io_MemData_in  = MemData_reg;
  assign rules_16_io_MemData_out = \rules_16.io_MemData_out ;
  assign \rules_16.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_16.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_16.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_16.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_16_io_ShrSet_out_0 = \rules_16.io_ShrSet_out_0 ;
  assign rules_16_io_ShrSet_out_1 = \rules_16.io_ShrSet_out_1 ;
  assign rules_16_io_ShrSet_out_2 = \rules_16.io_ShrSet_out_2 ;
  assign rules_16_io_ShrSet_out_3 = \rules_16.io_ShrSet_out_3 ;
  assign \rules_16.io_en_r  = rules_16_io_en_r;
  assign \rules_15.io_AuxData_out  = \rules_15.io_AuxData_in ;
  assign \rules_15.io_Cache_out_0_Data  = \rules_15.io_Cache_in_0_Data ;
  assign \rules_15.io_Cache_out_0_State  = \rules_15.io_Cache_in_0_State ;
  assign \rules_15.io_Cache_out_1_Data  = \rules_15.io_Cache_in_1_Data ;
  assign \rules_15.io_Cache_out_1_State  = \rules_15.io_Cache_in_1_State ;
  assign \rules_15.io_Cache_out_2_Data  = \rules_15.io_Cache_in_2_Data ;
  assign \rules_15.io_Cache_out_2_State  = \rules_15.io_Cache_in_2_State ;
  assign \rules_15.io_Cache_out_3_Data  = \rules_15.io_Cache_in_3_Data ;
  assign \rules_15.io_Cache_out_3_State  = \rules_15.io_Cache_in_3_State ;
  assign \rules_15.io_Chan1_out_0_Cmd  = \rules_15.io_Chan1_in_0_Cmd ;
  assign \rules_15.io_Chan1_out_0_Data  = \rules_15.io_Chan1_in_0_Data ;
  assign \rules_15.io_Chan1_out_1_Cmd  = \rules_15.io_Chan1_in_1_Cmd ;
  assign \rules_15.io_Chan1_out_1_Data  = \rules_15.io_Chan1_in_1_Data ;
  assign \rules_15.io_Chan1_out_2_Data  = \rules_15.io_Chan1_in_2_Data ;
  assign \rules_15.io_Chan1_out_3_Cmd  = \rules_15.io_Chan1_in_3_Cmd ;
  assign \rules_15.io_Chan1_out_3_Data  = \rules_15.io_Chan1_in_3_Data ;
  assign \rules_15.io_Chan2_out_0_Cmd  = \rules_15.io_Chan2_in_0_Cmd ;
  assign \rules_15.io_Chan2_out_0_Data  = \rules_15.io_Chan2_in_0_Data ;
  assign \rules_15.io_Chan2_out_1_Cmd  = \rules_15.io_Chan2_in_1_Cmd ;
  assign \rules_15.io_Chan2_out_1_Data  = \rules_15.io_Chan2_in_1_Data ;
  assign \rules_15.io_Chan2_out_2_Cmd  = \rules_15.io_Chan2_in_2_Cmd ;
  assign \rules_15.io_Chan2_out_2_Data  = \rules_15.io_Chan2_in_2_Data ;
  assign \rules_15.io_Chan2_out_3_Cmd  = \rules_15.io_Chan2_in_3_Cmd ;
  assign \rules_15.io_Chan2_out_3_Data  = \rules_15.io_Chan2_in_3_Data ;
  assign \rules_15.io_Chan3_out_0_Cmd  = \rules_15.io_Chan3_in_0_Cmd ;
  assign \rules_15.io_Chan3_out_0_Data  = \rules_15.io_Chan3_in_0_Data ;
  assign \rules_15.io_Chan3_out_1_Cmd  = \rules_15.io_Chan3_in_1_Cmd ;
  assign \rules_15.io_Chan3_out_1_Data  = \rules_15.io_Chan3_in_1_Data ;
  assign \rules_15.io_Chan3_out_2_Cmd  = \rules_15.io_Chan3_in_2_Cmd ;
  assign \rules_15.io_Chan3_out_2_Data  = \rules_15.io_Chan3_in_2_Data ;
  assign \rules_15.io_Chan3_out_3_Cmd  = \rules_15.io_Chan3_in_3_Cmd ;
  assign \rules_15.io_Chan3_out_3_Data  = \rules_15.io_Chan3_in_3_Data ;
  assign \rules_15.io_ExGntd_out  = \rules_15.io_ExGntd_in ;
  assign \rules_15.io_InvSet_out_0  = \rules_15.io_InvSet_in_0 ;
  assign \rules_15.io_MemData_out  = \rules_15.io_MemData_in ;
  assign \rules_15.io_ShrSet_out_0  = \rules_15.io_ShrSet_in_0 ;
  assign \rules_15.io_ShrSet_out_1  = \rules_15.io_ShrSet_in_1 ;
  assign \rules_15.io_ShrSet_out_2  = \rules_15.io_ShrSet_in_2 ;
  assign \rules_15.io_ShrSet_out_3  = \rules_15.io_ShrSet_in_3 ;
  assign \rules_15.io_AuxData_in  = AuxData_reg;
  assign rules_15_io_AuxData_out = \rules_15.io_AuxData_out ;
  assign \rules_15.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_15.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_15.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_15.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_15.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_15.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_15.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_15.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_15_io_Cache_out_0_Data = \rules_15.io_Cache_out_0_Data ;
  assign rules_15_io_Cache_out_0_State = \rules_15.io_Cache_out_0_State ;
  assign rules_15_io_Cache_out_1_Data = \rules_15.io_Cache_out_1_Data ;
  assign rules_15_io_Cache_out_1_State = \rules_15.io_Cache_out_1_State ;
  assign rules_15_io_Cache_out_2_Data = \rules_15.io_Cache_out_2_Data ;
  assign rules_15_io_Cache_out_2_State = \rules_15.io_Cache_out_2_State ;
  assign rules_15_io_Cache_out_3_Data = \rules_15.io_Cache_out_3_Data ;
  assign rules_15_io_Cache_out_3_State = \rules_15.io_Cache_out_3_State ;
  assign \rules_15.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_15.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_15.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_15.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_15.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_15.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_15.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_15.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_15_io_Chan1_out_0_Cmd = \rules_15.io_Chan1_out_0_Cmd ;
  assign rules_15_io_Chan1_out_0_Data = \rules_15.io_Chan1_out_0_Data ;
  assign rules_15_io_Chan1_out_1_Cmd = \rules_15.io_Chan1_out_1_Cmd ;
  assign rules_15_io_Chan1_out_1_Data = \rules_15.io_Chan1_out_1_Data ;
  assign rules_15_io_Chan1_out_2_Cmd = \rules_15.io_Chan1_out_2_Cmd ;
  assign rules_15_io_Chan1_out_2_Data = \rules_15.io_Chan1_out_2_Data ;
  assign rules_15_io_Chan1_out_3_Cmd = \rules_15.io_Chan1_out_3_Cmd ;
  assign rules_15_io_Chan1_out_3_Data = \rules_15.io_Chan1_out_3_Data ;
  assign \rules_15.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_15.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_15.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_15.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_15.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_15.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_15.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_15.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_15_io_Chan2_out_0_Cmd = \rules_15.io_Chan2_out_0_Cmd ;
  assign rules_15_io_Chan2_out_0_Data = \rules_15.io_Chan2_out_0_Data ;
  assign rules_15_io_Chan2_out_1_Cmd = \rules_15.io_Chan2_out_1_Cmd ;
  assign rules_15_io_Chan2_out_1_Data = \rules_15.io_Chan2_out_1_Data ;
  assign rules_15_io_Chan2_out_2_Cmd = \rules_15.io_Chan2_out_2_Cmd ;
  assign rules_15_io_Chan2_out_2_Data = \rules_15.io_Chan2_out_2_Data ;
  assign rules_15_io_Chan2_out_3_Cmd = \rules_15.io_Chan2_out_3_Cmd ;
  assign rules_15_io_Chan2_out_3_Data = \rules_15.io_Chan2_out_3_Data ;
  assign \rules_15.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_15.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_15.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_15.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_15.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_15.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_15.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_15.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_15_io_Chan3_out_0_Cmd = \rules_15.io_Chan3_out_0_Cmd ;
  assign rules_15_io_Chan3_out_0_Data = \rules_15.io_Chan3_out_0_Data ;
  assign rules_15_io_Chan3_out_1_Cmd = \rules_15.io_Chan3_out_1_Cmd ;
  assign rules_15_io_Chan3_out_1_Data = \rules_15.io_Chan3_out_1_Data ;
  assign rules_15_io_Chan3_out_2_Cmd = \rules_15.io_Chan3_out_2_Cmd ;
  assign rules_15_io_Chan3_out_2_Data = \rules_15.io_Chan3_out_2_Data ;
  assign rules_15_io_Chan3_out_3_Cmd = \rules_15.io_Chan3_out_3_Cmd ;
  assign rules_15_io_Chan3_out_3_Data = \rules_15.io_Chan3_out_3_Data ;
  assign \rules_15.io_CurCmd_in  = CurCmd_reg;
  assign rules_15_io_CurCmd_out = \rules_15.io_CurCmd_out ;
  assign \rules_15.io_CurPtr_in  = CurPtr_reg;
  assign rules_15_io_CurPtr_out = \rules_15.io_CurPtr_out ;
  assign \rules_15.io_ExGntd_in  = ExGntd_reg;
  assign rules_15_io_ExGntd_out = \rules_15.io_ExGntd_out ;
  assign \rules_15.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_15.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_15.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_15.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_15_io_InvSet_out_0 = \rules_15.io_InvSet_out_0 ;
  assign rules_15_io_InvSet_out_1 = \rules_15.io_InvSet_out_1 ;
  assign rules_15_io_InvSet_out_2 = \rules_15.io_InvSet_out_2 ;
  assign rules_15_io_InvSet_out_3 = \rules_15.io_InvSet_out_3 ;
  assign \rules_15.io_MemData_in  = MemData_reg;
  assign rules_15_io_MemData_out = \rules_15.io_MemData_out ;
  assign \rules_15.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_15.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_15.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_15.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_15_io_ShrSet_out_0 = \rules_15.io_ShrSet_out_0 ;
  assign rules_15_io_ShrSet_out_1 = \rules_15.io_ShrSet_out_1 ;
  assign rules_15_io_ShrSet_out_2 = \rules_15.io_ShrSet_out_2 ;
  assign rules_15_io_ShrSet_out_3 = \rules_15.io_ShrSet_out_3 ;
  assign \rules_15.io_en_r  = rules_15_io_en_r;
  assign \rules_14.io_AuxData_out  = \rules_14.io_AuxData_in ;
  assign \rules_14.io_Cache_out_0_Data  = \rules_14.io_Cache_in_0_Data ;
  assign \rules_14.io_Cache_out_0_State  = \rules_14.io_Cache_in_0_State ;
  assign \rules_14.io_Cache_out_1_Data  = \rules_14.io_Cache_in_1_Data ;
  assign \rules_14.io_Cache_out_1_State  = \rules_14.io_Cache_in_1_State ;
  assign \rules_14.io_Cache_out_2_Data  = \rules_14.io_Cache_in_2_Data ;
  assign \rules_14.io_Cache_out_2_State  = \rules_14.io_Cache_in_2_State ;
  assign \rules_14.io_Cache_out_3_Data  = \rules_14.io_Cache_in_3_Data ;
  assign \rules_14.io_Cache_out_3_State  = \rules_14.io_Cache_in_3_State ;
  assign \rules_14.io_Chan1_out_0_Cmd  = \rules_14.io_Chan1_in_0_Cmd ;
  assign \rules_14.io_Chan1_out_0_Data  = \rules_14.io_Chan1_in_0_Data ;
  assign \rules_14.io_Chan1_out_1_Data  = \rules_14.io_Chan1_in_1_Data ;
  assign \rules_14.io_Chan1_out_2_Cmd  = \rules_14.io_Chan1_in_2_Cmd ;
  assign \rules_14.io_Chan1_out_2_Data  = \rules_14.io_Chan1_in_2_Data ;
  assign \rules_14.io_Chan1_out_3_Cmd  = \rules_14.io_Chan1_in_3_Cmd ;
  assign \rules_14.io_Chan1_out_3_Data  = \rules_14.io_Chan1_in_3_Data ;
  assign \rules_14.io_Chan2_out_0_Cmd  = \rules_14.io_Chan2_in_0_Cmd ;
  assign \rules_14.io_Chan2_out_0_Data  = \rules_14.io_Chan2_in_0_Data ;
  assign \rules_14.io_Chan2_out_1_Cmd  = \rules_14.io_Chan2_in_1_Cmd ;
  assign \rules_14.io_Chan2_out_1_Data  = \rules_14.io_Chan2_in_1_Data ;
  assign \rules_14.io_Chan2_out_2_Cmd  = \rules_14.io_Chan2_in_2_Cmd ;
  assign \rules_14.io_Chan2_out_2_Data  = \rules_14.io_Chan2_in_2_Data ;
  assign \rules_14.io_Chan2_out_3_Cmd  = \rules_14.io_Chan2_in_3_Cmd ;
  assign \rules_14.io_Chan2_out_3_Data  = \rules_14.io_Chan2_in_3_Data ;
  assign \rules_14.io_Chan3_out_0_Cmd  = \rules_14.io_Chan3_in_0_Cmd ;
  assign \rules_14.io_Chan3_out_0_Data  = \rules_14.io_Chan3_in_0_Data ;
  assign \rules_14.io_Chan3_out_1_Cmd  = \rules_14.io_Chan3_in_1_Cmd ;
  assign \rules_14.io_Chan3_out_1_Data  = \rules_14.io_Chan3_in_1_Data ;
  assign \rules_14.io_Chan3_out_2_Cmd  = \rules_14.io_Chan3_in_2_Cmd ;
  assign \rules_14.io_Chan3_out_2_Data  = \rules_14.io_Chan3_in_2_Data ;
  assign \rules_14.io_Chan3_out_3_Cmd  = \rules_14.io_Chan3_in_3_Cmd ;
  assign \rules_14.io_Chan3_out_3_Data  = \rules_14.io_Chan3_in_3_Data ;
  assign \rules_14.io_ExGntd_out  = \rules_14.io_ExGntd_in ;
  assign \rules_14.io_InvSet_out_0  = \rules_14.io_InvSet_in_0 ;
  assign \rules_14.io_MemData_out  = \rules_14.io_MemData_in ;
  assign \rules_14.io_ShrSet_out_0  = \rules_14.io_ShrSet_in_0 ;
  assign \rules_14.io_ShrSet_out_1  = \rules_14.io_ShrSet_in_1 ;
  assign \rules_14.io_ShrSet_out_2  = \rules_14.io_ShrSet_in_2 ;
  assign \rules_14.io_ShrSet_out_3  = \rules_14.io_ShrSet_in_3 ;
  assign \rules_14.io_AuxData_in  = AuxData_reg;
  assign rules_14_io_AuxData_out = \rules_14.io_AuxData_out ;
  assign \rules_14.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_14.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_14.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_14.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_14.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_14.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_14.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_14.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_14_io_Cache_out_0_Data = \rules_14.io_Cache_out_0_Data ;
  assign rules_14_io_Cache_out_0_State = \rules_14.io_Cache_out_0_State ;
  assign rules_14_io_Cache_out_1_Data = \rules_14.io_Cache_out_1_Data ;
  assign rules_14_io_Cache_out_1_State = \rules_14.io_Cache_out_1_State ;
  assign rules_14_io_Cache_out_2_Data = \rules_14.io_Cache_out_2_Data ;
  assign rules_14_io_Cache_out_2_State = \rules_14.io_Cache_out_2_State ;
  assign rules_14_io_Cache_out_3_Data = \rules_14.io_Cache_out_3_Data ;
  assign rules_14_io_Cache_out_3_State = \rules_14.io_Cache_out_3_State ;
  assign \rules_14.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_14.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_14.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_14.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_14.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_14.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_14.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_14.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_14_io_Chan1_out_0_Cmd = \rules_14.io_Chan1_out_0_Cmd ;
  assign rules_14_io_Chan1_out_0_Data = \rules_14.io_Chan1_out_0_Data ;
  assign rules_14_io_Chan1_out_1_Cmd = \rules_14.io_Chan1_out_1_Cmd ;
  assign rules_14_io_Chan1_out_1_Data = \rules_14.io_Chan1_out_1_Data ;
  assign rules_14_io_Chan1_out_2_Cmd = \rules_14.io_Chan1_out_2_Cmd ;
  assign rules_14_io_Chan1_out_2_Data = \rules_14.io_Chan1_out_2_Data ;
  assign rules_14_io_Chan1_out_3_Cmd = \rules_14.io_Chan1_out_3_Cmd ;
  assign rules_14_io_Chan1_out_3_Data = \rules_14.io_Chan1_out_3_Data ;
  assign \rules_14.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_14.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_14.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_14.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_14.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_14.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_14.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_14.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_14_io_Chan2_out_0_Cmd = \rules_14.io_Chan2_out_0_Cmd ;
  assign rules_14_io_Chan2_out_0_Data = \rules_14.io_Chan2_out_0_Data ;
  assign rules_14_io_Chan2_out_1_Cmd = \rules_14.io_Chan2_out_1_Cmd ;
  assign rules_14_io_Chan2_out_1_Data = \rules_14.io_Chan2_out_1_Data ;
  assign rules_14_io_Chan2_out_2_Cmd = \rules_14.io_Chan2_out_2_Cmd ;
  assign rules_14_io_Chan2_out_2_Data = \rules_14.io_Chan2_out_2_Data ;
  assign rules_14_io_Chan2_out_3_Cmd = \rules_14.io_Chan2_out_3_Cmd ;
  assign rules_14_io_Chan2_out_3_Data = \rules_14.io_Chan2_out_3_Data ;
  assign \rules_14.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_14.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_14.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_14.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_14.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_14.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_14.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_14.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_14_io_Chan3_out_0_Cmd = \rules_14.io_Chan3_out_0_Cmd ;
  assign rules_14_io_Chan3_out_0_Data = \rules_14.io_Chan3_out_0_Data ;
  assign rules_14_io_Chan3_out_1_Cmd = \rules_14.io_Chan3_out_1_Cmd ;
  assign rules_14_io_Chan3_out_1_Data = \rules_14.io_Chan3_out_1_Data ;
  assign rules_14_io_Chan3_out_2_Cmd = \rules_14.io_Chan3_out_2_Cmd ;
  assign rules_14_io_Chan3_out_2_Data = \rules_14.io_Chan3_out_2_Data ;
  assign rules_14_io_Chan3_out_3_Cmd = \rules_14.io_Chan3_out_3_Cmd ;
  assign rules_14_io_Chan3_out_3_Data = \rules_14.io_Chan3_out_3_Data ;
  assign \rules_14.io_CurCmd_in  = CurCmd_reg;
  assign rules_14_io_CurCmd_out = \rules_14.io_CurCmd_out ;
  assign \rules_14.io_CurPtr_in  = CurPtr_reg;
  assign rules_14_io_CurPtr_out = \rules_14.io_CurPtr_out ;
  assign \rules_14.io_ExGntd_in  = ExGntd_reg;
  assign rules_14_io_ExGntd_out = \rules_14.io_ExGntd_out ;
  assign \rules_14.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_14.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_14.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_14.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_14_io_InvSet_out_0 = \rules_14.io_InvSet_out_0 ;
  assign rules_14_io_InvSet_out_1 = \rules_14.io_InvSet_out_1 ;
  assign rules_14_io_InvSet_out_2 = \rules_14.io_InvSet_out_2 ;
  assign rules_14_io_InvSet_out_3 = \rules_14.io_InvSet_out_3 ;
  assign \rules_14.io_MemData_in  = MemData_reg;
  assign rules_14_io_MemData_out = \rules_14.io_MemData_out ;
  assign \rules_14.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_14.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_14.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_14.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_14_io_ShrSet_out_0 = \rules_14.io_ShrSet_out_0 ;
  assign rules_14_io_ShrSet_out_1 = \rules_14.io_ShrSet_out_1 ;
  assign rules_14_io_ShrSet_out_2 = \rules_14.io_ShrSet_out_2 ;
  assign rules_14_io_ShrSet_out_3 = \rules_14.io_ShrSet_out_3 ;
  assign \rules_14.io_en_r  = rules_14_io_en_r;
  assign \rules_13.io_AuxData_out  = \rules_13.io_AuxData_in ;
  assign \rules_13.io_Cache_out_0_Data  = \rules_13.io_Cache_in_0_Data ;
  assign \rules_13.io_Cache_out_0_State  = \rules_13.io_Cache_in_0_State ;
  assign \rules_13.io_Cache_out_1_Data  = \rules_13.io_Cache_in_1_Data ;
  assign \rules_13.io_Cache_out_1_State  = \rules_13.io_Cache_in_1_State ;
  assign \rules_13.io_Cache_out_2_Data  = \rules_13.io_Cache_in_2_Data ;
  assign \rules_13.io_Cache_out_2_State  = \rules_13.io_Cache_in_2_State ;
  assign \rules_13.io_Cache_out_3_Data  = \rules_13.io_Cache_in_3_Data ;
  assign \rules_13.io_Cache_out_3_State  = \rules_13.io_Cache_in_3_State ;
  assign \rules_13.io_Chan1_out_0_Cmd  = \rules_13.io_Chan1_in_0_Cmd ;
  assign \rules_13.io_Chan1_out_0_Data  = \rules_13.io_Chan1_in_0_Data ;
  assign \rules_13.io_Chan1_out_1_Cmd  = \rules_13.io_Chan1_in_1_Cmd ;
  assign \rules_13.io_Chan1_out_1_Data  = \rules_13.io_Chan1_in_1_Data ;
  assign \rules_13.io_Chan1_out_2_Cmd  = \rules_13.io_Chan1_in_2_Cmd ;
  assign \rules_13.io_Chan1_out_2_Data  = \rules_13.io_Chan1_in_2_Data ;
  assign \rules_13.io_Chan1_out_3_Data  = \rules_13.io_Chan1_in_3_Data ;
  assign \rules_13.io_Chan2_out_0_Cmd  = \rules_13.io_Chan2_in_0_Cmd ;
  assign \rules_13.io_Chan2_out_0_Data  = \rules_13.io_Chan2_in_0_Data ;
  assign \rules_13.io_Chan2_out_1_Cmd  = \rules_13.io_Chan2_in_1_Cmd ;
  assign \rules_13.io_Chan2_out_1_Data  = \rules_13.io_Chan2_in_1_Data ;
  assign \rules_13.io_Chan2_out_2_Cmd  = \rules_13.io_Chan2_in_2_Cmd ;
  assign \rules_13.io_Chan2_out_2_Data  = \rules_13.io_Chan2_in_2_Data ;
  assign \rules_13.io_Chan2_out_3_Cmd  = \rules_13.io_Chan2_in_3_Cmd ;
  assign \rules_13.io_Chan2_out_3_Data  = \rules_13.io_Chan2_in_3_Data ;
  assign \rules_13.io_Chan3_out_0_Cmd  = \rules_13.io_Chan3_in_0_Cmd ;
  assign \rules_13.io_Chan3_out_0_Data  = \rules_13.io_Chan3_in_0_Data ;
  assign \rules_13.io_Chan3_out_1_Cmd  = \rules_13.io_Chan3_in_1_Cmd ;
  assign \rules_13.io_Chan3_out_1_Data  = \rules_13.io_Chan3_in_1_Data ;
  assign \rules_13.io_Chan3_out_2_Cmd  = \rules_13.io_Chan3_in_2_Cmd ;
  assign \rules_13.io_Chan3_out_2_Data  = \rules_13.io_Chan3_in_2_Data ;
  assign \rules_13.io_Chan3_out_3_Cmd  = \rules_13.io_Chan3_in_3_Cmd ;
  assign \rules_13.io_Chan3_out_3_Data  = \rules_13.io_Chan3_in_3_Data ;
  assign \rules_13.io_CurCmd_out  = \rules_13.io_CurCmd_in ;
  assign \rules_13.io_CurPtr_out  = \rules_13.io_CurPtr_in ;
  assign \rules_13.io_ExGntd_out  = \rules_13.io_ExGntd_in ;
  assign \rules_13.io_InvSet_out_0  = \rules_13.io_InvSet_in_0 ;
  assign \rules_13.io_InvSet_out_1  = \rules_13.io_InvSet_in_1 ;
  assign \rules_13.io_InvSet_out_2  = \rules_13.io_InvSet_in_2 ;
  assign \rules_13.io_InvSet_out_3  = \rules_13.io_InvSet_in_3 ;
  assign \rules_13.io_MemData_out  = \rules_13.io_MemData_in ;
  assign \rules_13.io_ShrSet_out_0  = \rules_13.io_ShrSet_in_0 ;
  assign \rules_13.io_ShrSet_out_1  = \rules_13.io_ShrSet_in_1 ;
  assign \rules_13.io_ShrSet_out_2  = \rules_13.io_ShrSet_in_2 ;
  assign \rules_13.io_ShrSet_out_3  = \rules_13.io_ShrSet_in_3 ;
  assign \rules_13.io_AuxData_in  = AuxData_reg;
  assign rules_13_io_AuxData_out = \rules_13.io_AuxData_out ;
  assign \rules_13.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_13.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_13.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_13.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_13.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_13.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_13.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_13.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_13_io_Cache_out_0_Data = \rules_13.io_Cache_out_0_Data ;
  assign rules_13_io_Cache_out_0_State = \rules_13.io_Cache_out_0_State ;
  assign rules_13_io_Cache_out_1_Data = \rules_13.io_Cache_out_1_Data ;
  assign rules_13_io_Cache_out_1_State = \rules_13.io_Cache_out_1_State ;
  assign rules_13_io_Cache_out_2_Data = \rules_13.io_Cache_out_2_Data ;
  assign rules_13_io_Cache_out_2_State = \rules_13.io_Cache_out_2_State ;
  assign rules_13_io_Cache_out_3_Data = \rules_13.io_Cache_out_3_Data ;
  assign rules_13_io_Cache_out_3_State = \rules_13.io_Cache_out_3_State ;
  assign \rules_13.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_13.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_13.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_13.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_13.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_13.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_13.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_13.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_13_io_Chan1_out_0_Cmd = \rules_13.io_Chan1_out_0_Cmd ;
  assign rules_13_io_Chan1_out_0_Data = \rules_13.io_Chan1_out_0_Data ;
  assign rules_13_io_Chan1_out_1_Cmd = \rules_13.io_Chan1_out_1_Cmd ;
  assign rules_13_io_Chan1_out_1_Data = \rules_13.io_Chan1_out_1_Data ;
  assign rules_13_io_Chan1_out_2_Cmd = \rules_13.io_Chan1_out_2_Cmd ;
  assign rules_13_io_Chan1_out_2_Data = \rules_13.io_Chan1_out_2_Data ;
  assign rules_13_io_Chan1_out_3_Cmd = \rules_13.io_Chan1_out_3_Cmd ;
  assign rules_13_io_Chan1_out_3_Data = \rules_13.io_Chan1_out_3_Data ;
  assign \rules_13.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_13.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_13.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_13.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_13.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_13.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_13.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_13.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_13_io_Chan2_out_0_Cmd = \rules_13.io_Chan2_out_0_Cmd ;
  assign rules_13_io_Chan2_out_0_Data = \rules_13.io_Chan2_out_0_Data ;
  assign rules_13_io_Chan2_out_1_Cmd = \rules_13.io_Chan2_out_1_Cmd ;
  assign rules_13_io_Chan2_out_1_Data = \rules_13.io_Chan2_out_1_Data ;
  assign rules_13_io_Chan2_out_2_Cmd = \rules_13.io_Chan2_out_2_Cmd ;
  assign rules_13_io_Chan2_out_2_Data = \rules_13.io_Chan2_out_2_Data ;
  assign rules_13_io_Chan2_out_3_Cmd = \rules_13.io_Chan2_out_3_Cmd ;
  assign rules_13_io_Chan2_out_3_Data = \rules_13.io_Chan2_out_3_Data ;
  assign \rules_13.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_13.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_13.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_13.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_13.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_13.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_13.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_13.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_13_io_Chan3_out_0_Cmd = \rules_13.io_Chan3_out_0_Cmd ;
  assign rules_13_io_Chan3_out_0_Data = \rules_13.io_Chan3_out_0_Data ;
  assign rules_13_io_Chan3_out_1_Cmd = \rules_13.io_Chan3_out_1_Cmd ;
  assign rules_13_io_Chan3_out_1_Data = \rules_13.io_Chan3_out_1_Data ;
  assign rules_13_io_Chan3_out_2_Cmd = \rules_13.io_Chan3_out_2_Cmd ;
  assign rules_13_io_Chan3_out_2_Data = \rules_13.io_Chan3_out_2_Data ;
  assign rules_13_io_Chan3_out_3_Cmd = \rules_13.io_Chan3_out_3_Cmd ;
  assign rules_13_io_Chan3_out_3_Data = \rules_13.io_Chan3_out_3_Data ;
  assign \rules_13.io_CurCmd_in  = CurCmd_reg;
  assign rules_13_io_CurCmd_out = \rules_13.io_CurCmd_out ;
  assign \rules_13.io_CurPtr_in  = CurPtr_reg;
  assign rules_13_io_CurPtr_out = \rules_13.io_CurPtr_out ;
  assign \rules_13.io_ExGntd_in  = ExGntd_reg;
  assign rules_13_io_ExGntd_out = \rules_13.io_ExGntd_out ;
  assign \rules_13.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_13.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_13.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_13.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_13_io_InvSet_out_0 = \rules_13.io_InvSet_out_0 ;
  assign rules_13_io_InvSet_out_1 = \rules_13.io_InvSet_out_1 ;
  assign rules_13_io_InvSet_out_2 = \rules_13.io_InvSet_out_2 ;
  assign rules_13_io_InvSet_out_3 = \rules_13.io_InvSet_out_3 ;
  assign \rules_13.io_MemData_in  = MemData_reg;
  assign rules_13_io_MemData_out = \rules_13.io_MemData_out ;
  assign \rules_13.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_13.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_13.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_13.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_13_io_ShrSet_out_0 = \rules_13.io_ShrSet_out_0 ;
  assign rules_13_io_ShrSet_out_1 = \rules_13.io_ShrSet_out_1 ;
  assign rules_13_io_ShrSet_out_2 = \rules_13.io_ShrSet_out_2 ;
  assign rules_13_io_ShrSet_out_3 = \rules_13.io_ShrSet_out_3 ;
  assign \rules_13.io_en_r  = rules_13_io_en_r;
  assign \rules_12.io_AuxData_out  = \rules_12.io_AuxData_in ;
  assign \rules_12.io_Cache_out_0_Data  = \rules_12.io_Cache_in_0_Data ;
  assign \rules_12.io_Cache_out_0_State  = \rules_12.io_Cache_in_0_State ;
  assign \rules_12.io_Cache_out_1_Data  = \rules_12.io_Cache_in_1_Data ;
  assign \rules_12.io_Cache_out_1_State  = \rules_12.io_Cache_in_1_State ;
  assign \rules_12.io_Cache_out_2_Data  = \rules_12.io_Cache_in_2_Data ;
  assign \rules_12.io_Cache_out_2_State  = \rules_12.io_Cache_in_2_State ;
  assign \rules_12.io_Cache_out_3_Data  = \rules_12.io_Cache_in_3_Data ;
  assign \rules_12.io_Cache_out_3_State  = \rules_12.io_Cache_in_3_State ;
  assign \rules_12.io_Chan1_out_0_Cmd  = \rules_12.io_Chan1_in_0_Cmd ;
  assign \rules_12.io_Chan1_out_0_Data  = \rules_12.io_Chan1_in_0_Data ;
  assign \rules_12.io_Chan1_out_1_Cmd  = \rules_12.io_Chan1_in_1_Cmd ;
  assign \rules_12.io_Chan1_out_1_Data  = \rules_12.io_Chan1_in_1_Data ;
  assign \rules_12.io_Chan1_out_2_Data  = \rules_12.io_Chan1_in_2_Data ;
  assign \rules_12.io_Chan1_out_3_Cmd  = \rules_12.io_Chan1_in_3_Cmd ;
  assign \rules_12.io_Chan1_out_3_Data  = \rules_12.io_Chan1_in_3_Data ;
  assign \rules_12.io_Chan2_out_0_Cmd  = \rules_12.io_Chan2_in_0_Cmd ;
  assign \rules_12.io_Chan2_out_0_Data  = \rules_12.io_Chan2_in_0_Data ;
  assign \rules_12.io_Chan2_out_1_Cmd  = \rules_12.io_Chan2_in_1_Cmd ;
  assign \rules_12.io_Chan2_out_1_Data  = \rules_12.io_Chan2_in_1_Data ;
  assign \rules_12.io_Chan2_out_2_Cmd  = \rules_12.io_Chan2_in_2_Cmd ;
  assign \rules_12.io_Chan2_out_2_Data  = \rules_12.io_Chan2_in_2_Data ;
  assign \rules_12.io_Chan2_out_3_Cmd  = \rules_12.io_Chan2_in_3_Cmd ;
  assign \rules_12.io_Chan2_out_3_Data  = \rules_12.io_Chan2_in_3_Data ;
  assign \rules_12.io_Chan3_out_0_Cmd  = \rules_12.io_Chan3_in_0_Cmd ;
  assign \rules_12.io_Chan3_out_0_Data  = \rules_12.io_Chan3_in_0_Data ;
  assign \rules_12.io_Chan3_out_1_Cmd  = \rules_12.io_Chan3_in_1_Cmd ;
  assign \rules_12.io_Chan3_out_1_Data  = \rules_12.io_Chan3_in_1_Data ;
  assign \rules_12.io_Chan3_out_2_Cmd  = \rules_12.io_Chan3_in_2_Cmd ;
  assign \rules_12.io_Chan3_out_2_Data  = \rules_12.io_Chan3_in_2_Data ;
  assign \rules_12.io_Chan3_out_3_Cmd  = \rules_12.io_Chan3_in_3_Cmd ;
  assign \rules_12.io_Chan3_out_3_Data  = \rules_12.io_Chan3_in_3_Data ;
  assign \rules_12.io_CurCmd_out  = \rules_12.io_CurCmd_in ;
  assign \rules_12.io_CurPtr_out  = \rules_12.io_CurPtr_in ;
  assign \rules_12.io_ExGntd_out  = \rules_12.io_ExGntd_in ;
  assign \rules_12.io_InvSet_out_0  = \rules_12.io_InvSet_in_0 ;
  assign \rules_12.io_InvSet_out_1  = \rules_12.io_InvSet_in_1 ;
  assign \rules_12.io_InvSet_out_2  = \rules_12.io_InvSet_in_2 ;
  assign \rules_12.io_InvSet_out_3  = \rules_12.io_InvSet_in_3 ;
  assign \rules_12.io_MemData_out  = \rules_12.io_MemData_in ;
  assign \rules_12.io_ShrSet_out_0  = \rules_12.io_ShrSet_in_0 ;
  assign \rules_12.io_ShrSet_out_1  = \rules_12.io_ShrSet_in_1 ;
  assign \rules_12.io_ShrSet_out_2  = \rules_12.io_ShrSet_in_2 ;
  assign \rules_12.io_ShrSet_out_3  = \rules_12.io_ShrSet_in_3 ;
  assign \rules_12.io_AuxData_in  = AuxData_reg;
  assign rules_12_io_AuxData_out = \rules_12.io_AuxData_out ;
  assign \rules_12.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_12.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_12.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_12.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_12.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_12.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_12.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_12.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_12_io_Cache_out_0_Data = \rules_12.io_Cache_out_0_Data ;
  assign rules_12_io_Cache_out_0_State = \rules_12.io_Cache_out_0_State ;
  assign rules_12_io_Cache_out_1_Data = \rules_12.io_Cache_out_1_Data ;
  assign rules_12_io_Cache_out_1_State = \rules_12.io_Cache_out_1_State ;
  assign rules_12_io_Cache_out_2_Data = \rules_12.io_Cache_out_2_Data ;
  assign rules_12_io_Cache_out_2_State = \rules_12.io_Cache_out_2_State ;
  assign rules_12_io_Cache_out_3_Data = \rules_12.io_Cache_out_3_Data ;
  assign rules_12_io_Cache_out_3_State = \rules_12.io_Cache_out_3_State ;
  assign \rules_12.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_12.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_12.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_12.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_12.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_12.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_12.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_12.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_12_io_Chan1_out_0_Cmd = \rules_12.io_Chan1_out_0_Cmd ;
  assign rules_12_io_Chan1_out_0_Data = \rules_12.io_Chan1_out_0_Data ;
  assign rules_12_io_Chan1_out_1_Cmd = \rules_12.io_Chan1_out_1_Cmd ;
  assign rules_12_io_Chan1_out_1_Data = \rules_12.io_Chan1_out_1_Data ;
  assign rules_12_io_Chan1_out_2_Cmd = \rules_12.io_Chan1_out_2_Cmd ;
  assign rules_12_io_Chan1_out_2_Data = \rules_12.io_Chan1_out_2_Data ;
  assign rules_12_io_Chan1_out_3_Cmd = \rules_12.io_Chan1_out_3_Cmd ;
  assign rules_12_io_Chan1_out_3_Data = \rules_12.io_Chan1_out_3_Data ;
  assign \rules_12.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_12.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_12.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_12.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_12.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_12.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_12.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_12.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_12_io_Chan2_out_0_Cmd = \rules_12.io_Chan2_out_0_Cmd ;
  assign rules_12_io_Chan2_out_0_Data = \rules_12.io_Chan2_out_0_Data ;
  assign rules_12_io_Chan2_out_1_Cmd = \rules_12.io_Chan2_out_1_Cmd ;
  assign rules_12_io_Chan2_out_1_Data = \rules_12.io_Chan2_out_1_Data ;
  assign rules_12_io_Chan2_out_2_Cmd = \rules_12.io_Chan2_out_2_Cmd ;
  assign rules_12_io_Chan2_out_2_Data = \rules_12.io_Chan2_out_2_Data ;
  assign rules_12_io_Chan2_out_3_Cmd = \rules_12.io_Chan2_out_3_Cmd ;
  assign rules_12_io_Chan2_out_3_Data = \rules_12.io_Chan2_out_3_Data ;
  assign \rules_12.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_12.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_12.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_12.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_12.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_12.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_12.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_12.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_12_io_Chan3_out_0_Cmd = \rules_12.io_Chan3_out_0_Cmd ;
  assign rules_12_io_Chan3_out_0_Data = \rules_12.io_Chan3_out_0_Data ;
  assign rules_12_io_Chan3_out_1_Cmd = \rules_12.io_Chan3_out_1_Cmd ;
  assign rules_12_io_Chan3_out_1_Data = \rules_12.io_Chan3_out_1_Data ;
  assign rules_12_io_Chan3_out_2_Cmd = \rules_12.io_Chan3_out_2_Cmd ;
  assign rules_12_io_Chan3_out_2_Data = \rules_12.io_Chan3_out_2_Data ;
  assign rules_12_io_Chan3_out_3_Cmd = \rules_12.io_Chan3_out_3_Cmd ;
  assign rules_12_io_Chan3_out_3_Data = \rules_12.io_Chan3_out_3_Data ;
  assign \rules_12.io_CurCmd_in  = CurCmd_reg;
  assign rules_12_io_CurCmd_out = \rules_12.io_CurCmd_out ;
  assign \rules_12.io_CurPtr_in  = CurPtr_reg;
  assign rules_12_io_CurPtr_out = \rules_12.io_CurPtr_out ;
  assign \rules_12.io_ExGntd_in  = ExGntd_reg;
  assign rules_12_io_ExGntd_out = \rules_12.io_ExGntd_out ;
  assign \rules_12.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_12.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_12.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_12.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_12_io_InvSet_out_0 = \rules_12.io_InvSet_out_0 ;
  assign rules_12_io_InvSet_out_1 = \rules_12.io_InvSet_out_1 ;
  assign rules_12_io_InvSet_out_2 = \rules_12.io_InvSet_out_2 ;
  assign rules_12_io_InvSet_out_3 = \rules_12.io_InvSet_out_3 ;
  assign \rules_12.io_MemData_in  = MemData_reg;
  assign rules_12_io_MemData_out = \rules_12.io_MemData_out ;
  assign \rules_12.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_12.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_12.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_12.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_12_io_ShrSet_out_0 = \rules_12.io_ShrSet_out_0 ;
  assign rules_12_io_ShrSet_out_1 = \rules_12.io_ShrSet_out_1 ;
  assign rules_12_io_ShrSet_out_2 = \rules_12.io_ShrSet_out_2 ;
  assign rules_12_io_ShrSet_out_3 = \rules_12.io_ShrSet_out_3 ;
  assign \rules_12.io_en_r  = rules_12_io_en_r;
  assign \rules_11.io_AuxData_out  = \rules_11.io_AuxData_in ;
  assign \rules_11.io_Cache_out_0_Data  = \rules_11.io_Cache_in_0_Data ;
  assign \rules_11.io_Cache_out_0_State  = \rules_11.io_Cache_in_0_State ;
  assign \rules_11.io_Cache_out_1_Data  = \rules_11.io_Cache_in_1_Data ;
  assign \rules_11.io_Cache_out_1_State  = \rules_11.io_Cache_in_1_State ;
  assign \rules_11.io_Cache_out_2_Data  = \rules_11.io_Cache_in_2_Data ;
  assign \rules_11.io_Cache_out_2_State  = \rules_11.io_Cache_in_2_State ;
  assign \rules_11.io_Cache_out_3_Data  = \rules_11.io_Cache_in_3_Data ;
  assign \rules_11.io_Cache_out_3_State  = \rules_11.io_Cache_in_3_State ;
  assign \rules_11.io_Chan1_out_0_Cmd  = \rules_11.io_Chan1_in_0_Cmd ;
  assign \rules_11.io_Chan1_out_0_Data  = \rules_11.io_Chan1_in_0_Data ;
  assign \rules_11.io_Chan1_out_1_Data  = \rules_11.io_Chan1_in_1_Data ;
  assign \rules_11.io_Chan1_out_2_Cmd  = \rules_11.io_Chan1_in_2_Cmd ;
  assign \rules_11.io_Chan1_out_2_Data  = \rules_11.io_Chan1_in_2_Data ;
  assign \rules_11.io_Chan1_out_3_Cmd  = \rules_11.io_Chan1_in_3_Cmd ;
  assign \rules_11.io_Chan1_out_3_Data  = \rules_11.io_Chan1_in_3_Data ;
  assign \rules_11.io_Chan2_out_0_Cmd  = \rules_11.io_Chan2_in_0_Cmd ;
  assign \rules_11.io_Chan2_out_0_Data  = \rules_11.io_Chan2_in_0_Data ;
  assign \rules_11.io_Chan2_out_1_Cmd  = \rules_11.io_Chan2_in_1_Cmd ;
  assign \rules_11.io_Chan2_out_1_Data  = \rules_11.io_Chan2_in_1_Data ;
  assign \rules_11.io_Chan2_out_2_Cmd  = \rules_11.io_Chan2_in_2_Cmd ;
  assign \rules_11.io_Chan2_out_2_Data  = \rules_11.io_Chan2_in_2_Data ;
  assign \rules_11.io_Chan2_out_3_Cmd  = \rules_11.io_Chan2_in_3_Cmd ;
  assign \rules_11.io_Chan2_out_3_Data  = \rules_11.io_Chan2_in_3_Data ;
  assign \rules_11.io_Chan3_out_0_Cmd  = \rules_11.io_Chan3_in_0_Cmd ;
  assign \rules_11.io_Chan3_out_0_Data  = \rules_11.io_Chan3_in_0_Data ;
  assign \rules_11.io_Chan3_out_1_Cmd  = \rules_11.io_Chan3_in_1_Cmd ;
  assign \rules_11.io_Chan3_out_1_Data  = \rules_11.io_Chan3_in_1_Data ;
  assign \rules_11.io_Chan3_out_2_Cmd  = \rules_11.io_Chan3_in_2_Cmd ;
  assign \rules_11.io_Chan3_out_2_Data  = \rules_11.io_Chan3_in_2_Data ;
  assign \rules_11.io_Chan3_out_3_Cmd  = \rules_11.io_Chan3_in_3_Cmd ;
  assign \rules_11.io_Chan3_out_3_Data  = \rules_11.io_Chan3_in_3_Data ;
  assign \rules_11.io_CurCmd_out  = \rules_11.io_CurCmd_in ;
  assign \rules_11.io_CurPtr_out  = \rules_11.io_CurPtr_in ;
  assign \rules_11.io_ExGntd_out  = \rules_11.io_ExGntd_in ;
  assign \rules_11.io_InvSet_out_0  = \rules_11.io_InvSet_in_0 ;
  assign \rules_11.io_InvSet_out_1  = \rules_11.io_InvSet_in_1 ;
  assign \rules_11.io_InvSet_out_2  = \rules_11.io_InvSet_in_2 ;
  assign \rules_11.io_InvSet_out_3  = \rules_11.io_InvSet_in_3 ;
  assign \rules_11.io_MemData_out  = \rules_11.io_MemData_in ;
  assign \rules_11.io_ShrSet_out_0  = \rules_11.io_ShrSet_in_0 ;
  assign \rules_11.io_ShrSet_out_1  = \rules_11.io_ShrSet_in_1 ;
  assign \rules_11.io_ShrSet_out_2  = \rules_11.io_ShrSet_in_2 ;
  assign \rules_11.io_ShrSet_out_3  = \rules_11.io_ShrSet_in_3 ;
  assign \rules_11.io_AuxData_in  = AuxData_reg;
  assign rules_11_io_AuxData_out = \rules_11.io_AuxData_out ;
  assign \rules_11.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_11.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_11.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_11.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_11.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_11.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_11.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_11.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_11_io_Cache_out_0_Data = \rules_11.io_Cache_out_0_Data ;
  assign rules_11_io_Cache_out_0_State = \rules_11.io_Cache_out_0_State ;
  assign rules_11_io_Cache_out_1_Data = \rules_11.io_Cache_out_1_Data ;
  assign rules_11_io_Cache_out_1_State = \rules_11.io_Cache_out_1_State ;
  assign rules_11_io_Cache_out_2_Data = \rules_11.io_Cache_out_2_Data ;
  assign rules_11_io_Cache_out_2_State = \rules_11.io_Cache_out_2_State ;
  assign rules_11_io_Cache_out_3_Data = \rules_11.io_Cache_out_3_Data ;
  assign rules_11_io_Cache_out_3_State = \rules_11.io_Cache_out_3_State ;
  assign \rules_11.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_11.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_11.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_11.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_11.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_11.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_11.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_11.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_11_io_Chan1_out_0_Cmd = \rules_11.io_Chan1_out_0_Cmd ;
  assign rules_11_io_Chan1_out_0_Data = \rules_11.io_Chan1_out_0_Data ;
  assign rules_11_io_Chan1_out_1_Cmd = \rules_11.io_Chan1_out_1_Cmd ;
  assign rules_11_io_Chan1_out_1_Data = \rules_11.io_Chan1_out_1_Data ;
  assign rules_11_io_Chan1_out_2_Cmd = \rules_11.io_Chan1_out_2_Cmd ;
  assign rules_11_io_Chan1_out_2_Data = \rules_11.io_Chan1_out_2_Data ;
  assign rules_11_io_Chan1_out_3_Cmd = \rules_11.io_Chan1_out_3_Cmd ;
  assign rules_11_io_Chan1_out_3_Data = \rules_11.io_Chan1_out_3_Data ;
  assign \rules_11.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_11.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_11.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_11.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_11.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_11.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_11.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_11.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_11_io_Chan2_out_0_Cmd = \rules_11.io_Chan2_out_0_Cmd ;
  assign rules_11_io_Chan2_out_0_Data = \rules_11.io_Chan2_out_0_Data ;
  assign rules_11_io_Chan2_out_1_Cmd = \rules_11.io_Chan2_out_1_Cmd ;
  assign rules_11_io_Chan2_out_1_Data = \rules_11.io_Chan2_out_1_Data ;
  assign rules_11_io_Chan2_out_2_Cmd = \rules_11.io_Chan2_out_2_Cmd ;
  assign rules_11_io_Chan2_out_2_Data = \rules_11.io_Chan2_out_2_Data ;
  assign rules_11_io_Chan2_out_3_Cmd = \rules_11.io_Chan2_out_3_Cmd ;
  assign rules_11_io_Chan2_out_3_Data = \rules_11.io_Chan2_out_3_Data ;
  assign \rules_11.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_11.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_11.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_11.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_11.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_11.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_11.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_11.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_11_io_Chan3_out_0_Cmd = \rules_11.io_Chan3_out_0_Cmd ;
  assign rules_11_io_Chan3_out_0_Data = \rules_11.io_Chan3_out_0_Data ;
  assign rules_11_io_Chan3_out_1_Cmd = \rules_11.io_Chan3_out_1_Cmd ;
  assign rules_11_io_Chan3_out_1_Data = \rules_11.io_Chan3_out_1_Data ;
  assign rules_11_io_Chan3_out_2_Cmd = \rules_11.io_Chan3_out_2_Cmd ;
  assign rules_11_io_Chan3_out_2_Data = \rules_11.io_Chan3_out_2_Data ;
  assign rules_11_io_Chan3_out_3_Cmd = \rules_11.io_Chan3_out_3_Cmd ;
  assign rules_11_io_Chan3_out_3_Data = \rules_11.io_Chan3_out_3_Data ;
  assign \rules_11.io_CurCmd_in  = CurCmd_reg;
  assign rules_11_io_CurCmd_out = \rules_11.io_CurCmd_out ;
  assign \rules_11.io_CurPtr_in  = CurPtr_reg;
  assign rules_11_io_CurPtr_out = \rules_11.io_CurPtr_out ;
  assign \rules_11.io_ExGntd_in  = ExGntd_reg;
  assign rules_11_io_ExGntd_out = \rules_11.io_ExGntd_out ;
  assign \rules_11.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_11.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_11.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_11.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_11_io_InvSet_out_0 = \rules_11.io_InvSet_out_0 ;
  assign rules_11_io_InvSet_out_1 = \rules_11.io_InvSet_out_1 ;
  assign rules_11_io_InvSet_out_2 = \rules_11.io_InvSet_out_2 ;
  assign rules_11_io_InvSet_out_3 = \rules_11.io_InvSet_out_3 ;
  assign \rules_11.io_MemData_in  = MemData_reg;
  assign rules_11_io_MemData_out = \rules_11.io_MemData_out ;
  assign \rules_11.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_11.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_11.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_11.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_11_io_ShrSet_out_0 = \rules_11.io_ShrSet_out_0 ;
  assign rules_11_io_ShrSet_out_1 = \rules_11.io_ShrSet_out_1 ;
  assign rules_11_io_ShrSet_out_2 = \rules_11.io_ShrSet_out_2 ;
  assign rules_11_io_ShrSet_out_3 = \rules_11.io_ShrSet_out_3 ;
  assign \rules_11.io_en_r  = rules_11_io_en_r;
  assign \rules_10.io_AuxData_out  = \rules_10.io_AuxData_in ;
  assign \rules_10.io_Cache_out_0_Data  = \rules_10.io_Cache_in_0_Data ;
  assign \rules_10.io_Cache_out_0_State  = \rules_10.io_Cache_in_0_State ;
  assign \rules_10.io_Cache_out_1_Data  = \rules_10.io_Cache_in_1_Data ;
  assign \rules_10.io_Cache_out_1_State  = \rules_10.io_Cache_in_1_State ;
  assign \rules_10.io_Cache_out_2_Data  = \rules_10.io_Cache_in_2_Data ;
  assign \rules_10.io_Cache_out_2_State  = \rules_10.io_Cache_in_2_State ;
  assign \rules_10.io_Cache_out_3_Data  = \rules_10.io_Cache_in_3_Data ;
  assign \rules_10.io_Cache_out_3_State  = \rules_10.io_Cache_in_3_State ;
  assign \rules_10.io_Chan1_out_0_Cmd  = \rules_10.io_Chan1_in_0_Cmd ;
  assign \rules_10.io_Chan1_out_0_Data  = \rules_10.io_Chan1_in_0_Data ;
  assign \rules_10.io_Chan1_out_1_Cmd  = \rules_10.io_Chan1_in_1_Cmd ;
  assign \rules_10.io_Chan1_out_1_Data  = \rules_10.io_Chan1_in_1_Data ;
  assign \rules_10.io_Chan1_out_2_Cmd  = \rules_10.io_Chan1_in_2_Cmd ;
  assign \rules_10.io_Chan1_out_2_Data  = \rules_10.io_Chan1_in_2_Data ;
  assign \rules_10.io_Chan1_out_3_Data  = \rules_10.io_Chan1_in_3_Data ;
  assign \rules_10.io_Chan2_out_0_Cmd  = \rules_10.io_Chan2_in_0_Cmd ;
  assign \rules_10.io_Chan2_out_0_Data  = \rules_10.io_Chan2_in_0_Data ;
  assign \rules_10.io_Chan2_out_1_Cmd  = \rules_10.io_Chan2_in_1_Cmd ;
  assign \rules_10.io_Chan2_out_1_Data  = \rules_10.io_Chan2_in_1_Data ;
  assign \rules_10.io_Chan2_out_2_Cmd  = \rules_10.io_Chan2_in_2_Cmd ;
  assign \rules_10.io_Chan2_out_2_Data  = \rules_10.io_Chan2_in_2_Data ;
  assign \rules_10.io_Chan2_out_3_Cmd  = \rules_10.io_Chan2_in_3_Cmd ;
  assign \rules_10.io_Chan2_out_3_Data  = \rules_10.io_Chan2_in_3_Data ;
  assign \rules_10.io_Chan3_out_0_Cmd  = \rules_10.io_Chan3_in_0_Cmd ;
  assign \rules_10.io_Chan3_out_0_Data  = \rules_10.io_Chan3_in_0_Data ;
  assign \rules_10.io_Chan3_out_1_Cmd  = \rules_10.io_Chan3_in_1_Cmd ;
  assign \rules_10.io_Chan3_out_1_Data  = \rules_10.io_Chan3_in_1_Data ;
  assign \rules_10.io_Chan3_out_2_Cmd  = \rules_10.io_Chan3_in_2_Cmd ;
  assign \rules_10.io_Chan3_out_2_Data  = \rules_10.io_Chan3_in_2_Data ;
  assign \rules_10.io_Chan3_out_3_Cmd  = \rules_10.io_Chan3_in_3_Cmd ;
  assign \rules_10.io_Chan3_out_3_Data  = \rules_10.io_Chan3_in_3_Data ;
  assign \rules_10.io_CurCmd_out  = \rules_10.io_CurCmd_in ;
  assign \rules_10.io_CurPtr_out  = \rules_10.io_CurPtr_in ;
  assign \rules_10.io_ExGntd_out  = \rules_10.io_ExGntd_in ;
  assign \rules_10.io_InvSet_out_0  = \rules_10.io_InvSet_in_0 ;
  assign \rules_10.io_InvSet_out_1  = \rules_10.io_InvSet_in_1 ;
  assign \rules_10.io_InvSet_out_2  = \rules_10.io_InvSet_in_2 ;
  assign \rules_10.io_InvSet_out_3  = \rules_10.io_InvSet_in_3 ;
  assign \rules_10.io_MemData_out  = \rules_10.io_MemData_in ;
  assign \rules_10.io_ShrSet_out_0  = \rules_10.io_ShrSet_in_0 ;
  assign \rules_10.io_ShrSet_out_1  = \rules_10.io_ShrSet_in_1 ;
  assign \rules_10.io_ShrSet_out_2  = \rules_10.io_ShrSet_in_2 ;
  assign \rules_10.io_ShrSet_out_3  = \rules_10.io_ShrSet_in_3 ;
  assign \rules_10.io_AuxData_in  = AuxData_reg;
  assign rules_10_io_AuxData_out = \rules_10.io_AuxData_out ;
  assign \rules_10.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_10.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_10.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_10.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_10.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_10.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_10.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_10.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_10_io_Cache_out_0_Data = \rules_10.io_Cache_out_0_Data ;
  assign rules_10_io_Cache_out_0_State = \rules_10.io_Cache_out_0_State ;
  assign rules_10_io_Cache_out_1_Data = \rules_10.io_Cache_out_1_Data ;
  assign rules_10_io_Cache_out_1_State = \rules_10.io_Cache_out_1_State ;
  assign rules_10_io_Cache_out_2_Data = \rules_10.io_Cache_out_2_Data ;
  assign rules_10_io_Cache_out_2_State = \rules_10.io_Cache_out_2_State ;
  assign rules_10_io_Cache_out_3_Data = \rules_10.io_Cache_out_3_Data ;
  assign rules_10_io_Cache_out_3_State = \rules_10.io_Cache_out_3_State ;
  assign \rules_10.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_10.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_10.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_10.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_10.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_10.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_10.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_10.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_10_io_Chan1_out_0_Cmd = \rules_10.io_Chan1_out_0_Cmd ;
  assign rules_10_io_Chan1_out_0_Data = \rules_10.io_Chan1_out_0_Data ;
  assign rules_10_io_Chan1_out_1_Cmd = \rules_10.io_Chan1_out_1_Cmd ;
  assign rules_10_io_Chan1_out_1_Data = \rules_10.io_Chan1_out_1_Data ;
  assign rules_10_io_Chan1_out_2_Cmd = \rules_10.io_Chan1_out_2_Cmd ;
  assign rules_10_io_Chan1_out_2_Data = \rules_10.io_Chan1_out_2_Data ;
  assign rules_10_io_Chan1_out_3_Cmd = \rules_10.io_Chan1_out_3_Cmd ;
  assign rules_10_io_Chan1_out_3_Data = \rules_10.io_Chan1_out_3_Data ;
  assign \rules_10.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_10.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_10.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_10.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_10.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_10.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_10.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_10.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_10_io_Chan2_out_0_Cmd = \rules_10.io_Chan2_out_0_Cmd ;
  assign rules_10_io_Chan2_out_0_Data = \rules_10.io_Chan2_out_0_Data ;
  assign rules_10_io_Chan2_out_1_Cmd = \rules_10.io_Chan2_out_1_Cmd ;
  assign rules_10_io_Chan2_out_1_Data = \rules_10.io_Chan2_out_1_Data ;
  assign rules_10_io_Chan2_out_2_Cmd = \rules_10.io_Chan2_out_2_Cmd ;
  assign rules_10_io_Chan2_out_2_Data = \rules_10.io_Chan2_out_2_Data ;
  assign rules_10_io_Chan2_out_3_Cmd = \rules_10.io_Chan2_out_3_Cmd ;
  assign rules_10_io_Chan2_out_3_Data = \rules_10.io_Chan2_out_3_Data ;
  assign \rules_10.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_10.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_10.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_10.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_10.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_10.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_10.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_10.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_10_io_Chan3_out_0_Cmd = \rules_10.io_Chan3_out_0_Cmd ;
  assign rules_10_io_Chan3_out_0_Data = \rules_10.io_Chan3_out_0_Data ;
  assign rules_10_io_Chan3_out_1_Cmd = \rules_10.io_Chan3_out_1_Cmd ;
  assign rules_10_io_Chan3_out_1_Data = \rules_10.io_Chan3_out_1_Data ;
  assign rules_10_io_Chan3_out_2_Cmd = \rules_10.io_Chan3_out_2_Cmd ;
  assign rules_10_io_Chan3_out_2_Data = \rules_10.io_Chan3_out_2_Data ;
  assign rules_10_io_Chan3_out_3_Cmd = \rules_10.io_Chan3_out_3_Cmd ;
  assign rules_10_io_Chan3_out_3_Data = \rules_10.io_Chan3_out_3_Data ;
  assign \rules_10.io_CurCmd_in  = CurCmd_reg;
  assign rules_10_io_CurCmd_out = \rules_10.io_CurCmd_out ;
  assign \rules_10.io_CurPtr_in  = CurPtr_reg;
  assign rules_10_io_CurPtr_out = \rules_10.io_CurPtr_out ;
  assign \rules_10.io_ExGntd_in  = ExGntd_reg;
  assign rules_10_io_ExGntd_out = \rules_10.io_ExGntd_out ;
  assign \rules_10.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_10.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_10.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_10.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_10_io_InvSet_out_0 = \rules_10.io_InvSet_out_0 ;
  assign rules_10_io_InvSet_out_1 = \rules_10.io_InvSet_out_1 ;
  assign rules_10_io_InvSet_out_2 = \rules_10.io_InvSet_out_2 ;
  assign rules_10_io_InvSet_out_3 = \rules_10.io_InvSet_out_3 ;
  assign \rules_10.io_MemData_in  = MemData_reg;
  assign rules_10_io_MemData_out = \rules_10.io_MemData_out ;
  assign \rules_10.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_10.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_10.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_10.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_10_io_ShrSet_out_0 = \rules_10.io_ShrSet_out_0 ;
  assign rules_10_io_ShrSet_out_1 = \rules_10.io_ShrSet_out_1 ;
  assign rules_10_io_ShrSet_out_2 = \rules_10.io_ShrSet_out_2 ;
  assign rules_10_io_ShrSet_out_3 = \rules_10.io_ShrSet_out_3 ;
  assign \rules_10.io_en_r  = rules_10_io_en_r;
  assign \rules_1.io_Cache_out_0_Data  = \rules_1.io_Cache_in_0_Data ;
  assign \rules_1.io_Cache_out_0_State  = \rules_1.io_Cache_in_0_State ;
  assign \rules_1.io_Cache_out_1_Data  = \rules_1.io_Cache_in_1_Data ;
  assign \rules_1.io_Cache_out_2_Data  = \rules_1.io_Cache_in_2_Data ;
  assign \rules_1.io_Cache_out_3_Data  = \rules_1.io_Cache_in_3_Data ;
  assign \rules_1.io_Chan1_out_0_Cmd  = \rules_1.io_Chan1_in_0_Cmd ;
  assign \rules_1.io_Chan1_out_0_Data  = \rules_1.io_Chan1_in_0_Data ;
  assign \rules_1.io_Chan1_out_1_Data  = \rules_1.io_Chan1_in_1_Data ;
  assign \rules_1.io_Chan1_out_2_Data  = \rules_1.io_Chan1_in_2_Data ;
  assign \rules_1.io_Chan1_out_3_Data  = \rules_1.io_Chan1_in_3_Data ;
  assign \rules_1.io_Chan2_out_0_Cmd  = \rules_1.io_Chan2_in_0_Cmd ;
  assign \rules_1.io_Chan2_out_0_Data  = \rules_1.io_Chan2_in_0_Data ;
  assign \rules_1.io_Chan2_out_1_Data  = \rules_1.io_Chan2_in_1_Data ;
  assign \rules_1.io_Chan2_out_2_Data  = \rules_1.io_Chan2_in_2_Data ;
  assign \rules_1.io_Chan2_out_3_Data  = \rules_1.io_Chan2_in_3_Data ;
  assign \rules_1.io_Chan3_out_0_Cmd  = \rules_1.io_Chan3_in_0_Cmd ;
  assign \rules_1.io_Chan3_out_0_Data  = \rules_1.io_Chan3_in_0_Data ;
  assign \rules_1.io_Chan3_out_1_Data  = \rules_1.io_Chan3_in_1_Data ;
  assign \rules_1.io_Chan3_out_2_Data  = \rules_1.io_Chan3_in_2_Data ;
  assign \rules_1.io_Chan3_out_3_Data  = \rules_1.io_Chan3_in_3_Data ;
  assign \rules_1.io_CurPtr_out  = \rules_1.io_CurPtr_in ;
  assign \rules_1.io_InvSet_out_0  = \rules_1.io_InvSet_in_0 ;
  assign \rules_1.io_ShrSet_out_0  = \rules_1.io_ShrSet_in_0 ;
  assign \rules_1.io_AuxData_in  = AuxData_reg;
  assign rules_1_io_AuxData_out = \rules_1.io_AuxData_out ;
  assign \rules_1.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_1.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_1.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_1.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_1.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_1.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_1.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_1.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_1_io_Cache_out_0_Data = \rules_1.io_Cache_out_0_Data ;
  assign rules_1_io_Cache_out_0_State = \rules_1.io_Cache_out_0_State ;
  assign rules_1_io_Cache_out_1_Data = \rules_1.io_Cache_out_1_Data ;
  assign rules_1_io_Cache_out_1_State = \rules_1.io_Cache_out_1_State ;
  assign rules_1_io_Cache_out_2_Data = \rules_1.io_Cache_out_2_Data ;
  assign rules_1_io_Cache_out_2_State = \rules_1.io_Cache_out_2_State ;
  assign rules_1_io_Cache_out_3_Data = \rules_1.io_Cache_out_3_Data ;
  assign rules_1_io_Cache_out_3_State = \rules_1.io_Cache_out_3_State ;
  assign \rules_1.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_1.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_1.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_1.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_1.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_1.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_1.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_1.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_1_io_Chan1_out_0_Cmd = \rules_1.io_Chan1_out_0_Cmd ;
  assign rules_1_io_Chan1_out_0_Data = \rules_1.io_Chan1_out_0_Data ;
  assign rules_1_io_Chan1_out_1_Cmd = \rules_1.io_Chan1_out_1_Cmd ;
  assign rules_1_io_Chan1_out_1_Data = \rules_1.io_Chan1_out_1_Data ;
  assign rules_1_io_Chan1_out_2_Cmd = \rules_1.io_Chan1_out_2_Cmd ;
  assign rules_1_io_Chan1_out_2_Data = \rules_1.io_Chan1_out_2_Data ;
  assign rules_1_io_Chan1_out_3_Cmd = \rules_1.io_Chan1_out_3_Cmd ;
  assign rules_1_io_Chan1_out_3_Data = \rules_1.io_Chan1_out_3_Data ;
  assign \rules_1.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_1.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_1.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_1.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_1.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_1.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_1.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_1.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_1_io_Chan2_out_0_Cmd = \rules_1.io_Chan2_out_0_Cmd ;
  assign rules_1_io_Chan2_out_0_Data = \rules_1.io_Chan2_out_0_Data ;
  assign rules_1_io_Chan2_out_1_Cmd = \rules_1.io_Chan2_out_1_Cmd ;
  assign rules_1_io_Chan2_out_1_Data = \rules_1.io_Chan2_out_1_Data ;
  assign rules_1_io_Chan2_out_2_Cmd = \rules_1.io_Chan2_out_2_Cmd ;
  assign rules_1_io_Chan2_out_2_Data = \rules_1.io_Chan2_out_2_Data ;
  assign rules_1_io_Chan2_out_3_Cmd = \rules_1.io_Chan2_out_3_Cmd ;
  assign rules_1_io_Chan2_out_3_Data = \rules_1.io_Chan2_out_3_Data ;
  assign \rules_1.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_1.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_1.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_1.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_1.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_1.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_1.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_1.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_1_io_Chan3_out_0_Cmd = \rules_1.io_Chan3_out_0_Cmd ;
  assign rules_1_io_Chan3_out_0_Data = \rules_1.io_Chan3_out_0_Data ;
  assign rules_1_io_Chan3_out_1_Cmd = \rules_1.io_Chan3_out_1_Cmd ;
  assign rules_1_io_Chan3_out_1_Data = \rules_1.io_Chan3_out_1_Data ;
  assign rules_1_io_Chan3_out_2_Cmd = \rules_1.io_Chan3_out_2_Cmd ;
  assign rules_1_io_Chan3_out_2_Data = \rules_1.io_Chan3_out_2_Data ;
  assign rules_1_io_Chan3_out_3_Cmd = \rules_1.io_Chan3_out_3_Cmd ;
  assign rules_1_io_Chan3_out_3_Data = \rules_1.io_Chan3_out_3_Data ;
  assign \rules_1.io_CurCmd_in  = CurCmd_reg;
  assign rules_1_io_CurCmd_out = \rules_1.io_CurCmd_out ;
  assign \rules_1.io_CurPtr_in  = CurPtr_reg;
  assign rules_1_io_CurPtr_out = \rules_1.io_CurPtr_out ;
  assign \rules_1.io_ExGntd_in  = ExGntd_reg;
  assign rules_1_io_ExGntd_out = \rules_1.io_ExGntd_out ;
  assign \rules_1.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_1.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_1.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_1.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_1_io_InvSet_out_0 = \rules_1.io_InvSet_out_0 ;
  assign rules_1_io_InvSet_out_1 = \rules_1.io_InvSet_out_1 ;
  assign rules_1_io_InvSet_out_2 = \rules_1.io_InvSet_out_2 ;
  assign rules_1_io_InvSet_out_3 = \rules_1.io_InvSet_out_3 ;
  assign \rules_1.io_MemData_in  = MemData_reg;
  assign rules_1_io_MemData_out = \rules_1.io_MemData_out ;
  assign \rules_1.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_1.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_1.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_1.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_1_io_ShrSet_out_0 = \rules_1.io_ShrSet_out_0 ;
  assign rules_1_io_ShrSet_out_1 = \rules_1.io_ShrSet_out_1 ;
  assign rules_1_io_ShrSet_out_2 = \rules_1.io_ShrSet_out_2 ;
  assign rules_1_io_ShrSet_out_3 = \rules_1.io_ShrSet_out_3 ;
  assign \rules_1.io_en_r  = rules_1_io_en_r;
  assign \rules_0.io_Cache_out_0_Data  = \rules_0.io_Cache_in_0_Data ;
  assign \rules_0.io_Cache_out_0_State  = \rules_0.io_Cache_in_0_State ;
  assign \rules_0.io_Cache_out_1_Data  = \rules_0.io_Cache_in_1_Data ;
  assign \rules_0.io_Cache_out_2_Data  = \rules_0.io_Cache_in_2_Data ;
  assign \rules_0.io_Cache_out_3_Data  = \rules_0.io_Cache_in_3_Data ;
  assign \rules_0.io_Chan1_out_0_Cmd  = \rules_0.io_Chan1_in_0_Cmd ;
  assign \rules_0.io_Chan1_out_0_Data  = \rules_0.io_Chan1_in_0_Data ;
  assign \rules_0.io_Chan1_out_1_Data  = \rules_0.io_Chan1_in_1_Data ;
  assign \rules_0.io_Chan1_out_2_Data  = \rules_0.io_Chan1_in_2_Data ;
  assign \rules_0.io_Chan1_out_3_Data  = \rules_0.io_Chan1_in_3_Data ;
  assign \rules_0.io_Chan2_out_0_Cmd  = \rules_0.io_Chan2_in_0_Cmd ;
  assign \rules_0.io_Chan2_out_0_Data  = \rules_0.io_Chan2_in_0_Data ;
  assign \rules_0.io_Chan2_out_1_Data  = \rules_0.io_Chan2_in_1_Data ;
  assign \rules_0.io_Chan2_out_2_Data  = \rules_0.io_Chan2_in_2_Data ;
  assign \rules_0.io_Chan2_out_3_Data  = \rules_0.io_Chan2_in_3_Data ;
  assign \rules_0.io_Chan3_out_0_Cmd  = \rules_0.io_Chan3_in_0_Cmd ;
  assign \rules_0.io_Chan3_out_0_Data  = \rules_0.io_Chan3_in_0_Data ;
  assign \rules_0.io_Chan3_out_1_Data  = \rules_0.io_Chan3_in_1_Data ;
  assign \rules_0.io_Chan3_out_2_Data  = \rules_0.io_Chan3_in_2_Data ;
  assign \rules_0.io_Chan3_out_3_Data  = \rules_0.io_Chan3_in_3_Data ;
  assign \rules_0.io_CurPtr_out  = \rules_0.io_CurPtr_in ;
  assign \rules_0.io_InvSet_out_0  = \rules_0.io_InvSet_in_0 ;
  assign \rules_0.io_ShrSet_out_0  = \rules_0.io_ShrSet_in_0 ;
  assign \rules_0.io_AuxData_in  = AuxData_reg;
  assign rules_0_io_AuxData_out = \rules_0.io_AuxData_out ;
  assign \rules_0.io_Cache_in_0_Data  = Cache_reg_0_Data;
  assign \rules_0.io_Cache_in_0_State  = Cache_reg_0_State;
  assign \rules_0.io_Cache_in_1_Data  = Cache_reg_1_Data;
  assign \rules_0.io_Cache_in_1_State  = Cache_reg_1_State;
  assign \rules_0.io_Cache_in_2_Data  = Cache_reg_2_Data;
  assign \rules_0.io_Cache_in_2_State  = Cache_reg_2_State;
  assign \rules_0.io_Cache_in_3_Data  = Cache_reg_3_Data;
  assign \rules_0.io_Cache_in_3_State  = Cache_reg_3_State;
  assign rules_0_io_Cache_out_0_Data = \rules_0.io_Cache_out_0_Data ;
  assign rules_0_io_Cache_out_0_State = \rules_0.io_Cache_out_0_State ;
  assign rules_0_io_Cache_out_1_Data = \rules_0.io_Cache_out_1_Data ;
  assign rules_0_io_Cache_out_1_State = \rules_0.io_Cache_out_1_State ;
  assign rules_0_io_Cache_out_2_Data = \rules_0.io_Cache_out_2_Data ;
  assign rules_0_io_Cache_out_2_State = \rules_0.io_Cache_out_2_State ;
  assign rules_0_io_Cache_out_3_Data = \rules_0.io_Cache_out_3_Data ;
  assign rules_0_io_Cache_out_3_State = \rules_0.io_Cache_out_3_State ;
  assign \rules_0.io_Chan1_in_0_Cmd  = Chan1_reg_0_Cmd;
  assign \rules_0.io_Chan1_in_0_Data  = Chan1_reg_0_Data;
  assign \rules_0.io_Chan1_in_1_Cmd  = Chan1_reg_1_Cmd;
  assign \rules_0.io_Chan1_in_1_Data  = Chan1_reg_1_Data;
  assign \rules_0.io_Chan1_in_2_Cmd  = Chan1_reg_2_Cmd;
  assign \rules_0.io_Chan1_in_2_Data  = Chan1_reg_2_Data;
  assign \rules_0.io_Chan1_in_3_Cmd  = Chan1_reg_3_Cmd;
  assign \rules_0.io_Chan1_in_3_Data  = Chan1_reg_3_Data;
  assign rules_0_io_Chan1_out_0_Cmd = \rules_0.io_Chan1_out_0_Cmd ;
  assign rules_0_io_Chan1_out_0_Data = \rules_0.io_Chan1_out_0_Data ;
  assign rules_0_io_Chan1_out_1_Cmd = \rules_0.io_Chan1_out_1_Cmd ;
  assign rules_0_io_Chan1_out_1_Data = \rules_0.io_Chan1_out_1_Data ;
  assign rules_0_io_Chan1_out_2_Cmd = \rules_0.io_Chan1_out_2_Cmd ;
  assign rules_0_io_Chan1_out_2_Data = \rules_0.io_Chan1_out_2_Data ;
  assign rules_0_io_Chan1_out_3_Cmd = \rules_0.io_Chan1_out_3_Cmd ;
  assign rules_0_io_Chan1_out_3_Data = \rules_0.io_Chan1_out_3_Data ;
  assign \rules_0.io_Chan2_in_0_Cmd  = Chan2_reg_0_Cmd;
  assign \rules_0.io_Chan2_in_0_Data  = Chan2_reg_0_Data;
  assign \rules_0.io_Chan2_in_1_Cmd  = Chan2_reg_1_Cmd;
  assign \rules_0.io_Chan2_in_1_Data  = Chan2_reg_1_Data;
  assign \rules_0.io_Chan2_in_2_Cmd  = Chan2_reg_2_Cmd;
  assign \rules_0.io_Chan2_in_2_Data  = Chan2_reg_2_Data;
  assign \rules_0.io_Chan2_in_3_Cmd  = Chan2_reg_3_Cmd;
  assign \rules_0.io_Chan2_in_3_Data  = Chan2_reg_3_Data;
  assign rules_0_io_Chan2_out_0_Cmd = \rules_0.io_Chan2_out_0_Cmd ;
  assign rules_0_io_Chan2_out_0_Data = \rules_0.io_Chan2_out_0_Data ;
  assign rules_0_io_Chan2_out_1_Cmd = \rules_0.io_Chan2_out_1_Cmd ;
  assign rules_0_io_Chan2_out_1_Data = \rules_0.io_Chan2_out_1_Data ;
  assign rules_0_io_Chan2_out_2_Cmd = \rules_0.io_Chan2_out_2_Cmd ;
  assign rules_0_io_Chan2_out_2_Data = \rules_0.io_Chan2_out_2_Data ;
  assign rules_0_io_Chan2_out_3_Cmd = \rules_0.io_Chan2_out_3_Cmd ;
  assign rules_0_io_Chan2_out_3_Data = \rules_0.io_Chan2_out_3_Data ;
  assign \rules_0.io_Chan3_in_0_Cmd  = Chan3_reg_0_Cmd;
  assign \rules_0.io_Chan3_in_0_Data  = Chan3_reg_0_Data;
  assign \rules_0.io_Chan3_in_1_Cmd  = Chan3_reg_1_Cmd;
  assign \rules_0.io_Chan3_in_1_Data  = Chan3_reg_1_Data;
  assign \rules_0.io_Chan3_in_2_Cmd  = Chan3_reg_2_Cmd;
  assign \rules_0.io_Chan3_in_2_Data  = Chan3_reg_2_Data;
  assign \rules_0.io_Chan3_in_3_Cmd  = Chan3_reg_3_Cmd;
  assign \rules_0.io_Chan3_in_3_Data  = Chan3_reg_3_Data;
  assign rules_0_io_Chan3_out_0_Cmd = \rules_0.io_Chan3_out_0_Cmd ;
  assign rules_0_io_Chan3_out_0_Data = \rules_0.io_Chan3_out_0_Data ;
  assign rules_0_io_Chan3_out_1_Cmd = \rules_0.io_Chan3_out_1_Cmd ;
  assign rules_0_io_Chan3_out_1_Data = \rules_0.io_Chan3_out_1_Data ;
  assign rules_0_io_Chan3_out_2_Cmd = \rules_0.io_Chan3_out_2_Cmd ;
  assign rules_0_io_Chan3_out_2_Data = \rules_0.io_Chan3_out_2_Data ;
  assign rules_0_io_Chan3_out_3_Cmd = \rules_0.io_Chan3_out_3_Cmd ;
  assign rules_0_io_Chan3_out_3_Data = \rules_0.io_Chan3_out_3_Data ;
  assign \rules_0.io_CurCmd_in  = CurCmd_reg;
  assign rules_0_io_CurCmd_out = \rules_0.io_CurCmd_out ;
  assign \rules_0.io_CurPtr_in  = CurPtr_reg;
  assign rules_0_io_CurPtr_out = \rules_0.io_CurPtr_out ;
  assign \rules_0.io_ExGntd_in  = ExGntd_reg;
  assign rules_0_io_ExGntd_out = \rules_0.io_ExGntd_out ;
  assign \rules_0.io_InvSet_in_0  = InvSet_reg_0;
  assign \rules_0.io_InvSet_in_1  = InvSet_reg_1;
  assign \rules_0.io_InvSet_in_2  = InvSet_reg_2;
  assign \rules_0.io_InvSet_in_3  = InvSet_reg_3;
  assign rules_0_io_InvSet_out_0 = \rules_0.io_InvSet_out_0 ;
  assign rules_0_io_InvSet_out_1 = \rules_0.io_InvSet_out_1 ;
  assign rules_0_io_InvSet_out_2 = \rules_0.io_InvSet_out_2 ;
  assign rules_0_io_InvSet_out_3 = \rules_0.io_InvSet_out_3 ;
  assign \rules_0.io_MemData_in  = MemData_reg;
  assign rules_0_io_MemData_out = \rules_0.io_MemData_out ;
  assign \rules_0.io_ShrSet_in_0  = ShrSet_reg_0;
  assign \rules_0.io_ShrSet_in_1  = ShrSet_reg_1;
  assign \rules_0.io_ShrSet_in_2  = ShrSet_reg_2;
  assign \rules_0.io_ShrSet_in_3  = ShrSet_reg_3;
  assign rules_0_io_ShrSet_out_0 = \rules_0.io_ShrSet_out_0 ;
  assign rules_0_io_ShrSet_out_1 = \rules_0.io_ShrSet_out_1 ;
  assign rules_0_io_ShrSet_out_2 = \rules_0.io_ShrSet_out_2 ;
  assign rules_0_io_ShrSet_out_3 = \rules_0.io_ShrSet_out_3 ;
  assign \rules_0.io_en_r  = rules_0_io_en_r;
endmodule
