{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "13", "@year": "2019", "@timestamp": "2019-10-13T21:27:43.000043-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2004", "@month": "04"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Portuguese Foundation of Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "FCT-PRAXIS XXI/BD/21353/99", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T02:31:30.076193Z", "xocs:funding-text": "Manuscript received October 10, 2001; revised January 21, 2003. This work was supported in part by the Portuguese Foundation of Science and Technology under Grant FCT-PRAXIS XXI/BD/21353/99. The authors are with the Department of Electronics and Telecommunications/IEETA, University of Aveiro, 3810-193 Aveiro, Portugal (e-mail: iouliia@det.ua.pt; ferrari@det.ua.pt). Digital Object Identifier 10.1109/TVLSI.2004.825859", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106542866"}, {"@afid": "60024825"}], "@dptid": "106542866"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Ant\u00f3nio B.", "preferred-name": {"ce:given-name": "Ant\u00f3nio B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.B."}]}, "citation-title": "A software/reconfigurable hardware SAT solver", "abstracts": "This paper introduces a novel approach for solving the Boolean satisfiability (SAT) problem by combining software and configurable hardware. The suggested technique avoids instance-specific hardware compilation and, as a result, allows the total problem solving time to be reduced compared to other approaches that have been proposed. Moreover, the technique permits problems that exceed the resources of the available reconfigurable hardware to be solved. The paper presents the results obtained with some of the DIMACS benchmarks and a comparison of our implementation with other available SAT solvers based on reconfigurable hardware. The hardware part of the satisfier was realized on Virtex XCV812E FPGA, which has a large volume of embedded memory blocks that provide direct support for the proposed approach.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:degrees": "Dr.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Boolean satisfiability", "@xml:lang": "eng"}, {"$": "Configurable computing", "@xml:lang": "eng"}, {"$": "Field-programmable gate array (FPGA)", "@xml:lang": "eng"}, {"$": "Partitioning", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"codencode": "IEVSE", "sourcetitle-abbrev": "IEEE Trans Very Large Scale Integr VLSI Syst", "@country": "usa", "issn": "10638210", "volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "@type": "j", "publicationyear": {"@first": "2004"}, "sourcetitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems", "@srcid": "12300", "publicationdate": {"month": "04", "year": "2004", "date-text": {"@xfab-added": "true", "$": "April 2004"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "723.4"}, {"$": "723.1"}, {"$": "723"}, {"$": "723.5"}, {"$": "722"}, {"$": "721.1"}, {"$": "714.2"}, {"$": "721.2"}]}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1708"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "02", "@year": "2004", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "38655642", "@idtype": "PUI"}, {"$": "2004238197196", "@idtype": "CPX"}, {"$": "2442713051", "@idtype": "SCP"}, {"$": "2442713051", "@idtype": "SGR"}], "ce:doi": "10.1109/TVLSI.2004.825859"}}, "tail": {"bibliography": {"@refcount": "25", "reference": [{"ref-fulltext": "G. Micheli, Synthesis and Optimization of Digital Circuits: McGraw-Hill, 1994.", "@id": "94330598", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Micheli", "ce:indexed-name": "Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "P. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, \"Combinational test generation using satisfiability,\" IEEE Trans. ComputerAided Design, vol. 15, pp. 1167-1176, Sept. 1996.", "@id": "94330599", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Combinational test generation using satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0030247603", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15"}, "pagerange": {"@first": "1167", "@last": "1176"}}, "ref-text": "Sept.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Stephan", "ce:indexed-name": "Stephan P."}, {"@seq": "2", "ce:initials": "R.K.", "@_fa": "true", "ce:surname": "Brayton", "ce:indexed-name": "Brayton R.K."}, {"@seq": "3", "ce:initials": "A.L.", "@_fa": "true", "ce:surname": "Sangiovanni-Vincentelli", "ce:indexed-name": "Sangiovanni-Vincentelli A.L."}]}, "ref-sourcetitle": "IEEE Trans. ComputerAided Design"}}, {"ref-fulltext": "M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.", "@id": "94330600", "ref-info": {"ref-publicationyear": {"@first": "1979"}, "refd-itemidlist": {"itemid": {"$": "0003603813", "@idtype": "SGR"}}, "ref-text": "San Francisco, CA: Freeman", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Garey", "ce:indexed-name": "Garey M.R."}, {"@seq": "2", "ce:initials": "D.S.", "@_fa": "true", "ce:surname": "Johnson", "ce:indexed-name": "Johnson D.S."}]}, "ref-sourcetitle": "Computers and Intractability: A Guide to the Theory of NP-completeness"}}, {"ref-fulltext": "D. Abramson, P. Logothetis, A. Postula, and M. Randall, \"FPGA based custom computing machines for irregular problems,\" in Proc. 4th Int. Symp. High-Performance Computer Architecture (HPCA), Las Vegas, NV, Feb. 1998.", "@id": "94330601", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "FPGA based custom computing machines for irregular problems"}, "refd-itemidlist": {"itemid": {"$": "0031605489", "@idtype": "SGR"}}, "ref-text": "Las Vegas, NV, Feb.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Abramson", "ce:indexed-name": "Abramson D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Logothetis", "ce:indexed-name": "Logothetis P."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Postula", "ce:indexed-name": "Postula A."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Randall", "ce:indexed-name": "Randall M."}]}, "ref-sourcetitle": "Proc. 4th Int. Symp. High-performance Computer Architecture (HPCA)"}}, {"ref-fulltext": "T. Suyama, M. Yokoo, H. Sawada, and A. Nagoya, \"Solving satisfiability problems using reconfigurable computing,\" IEEE Trans. VLSI Syst., vol. 9, pp. 109-116, Feb. 2001.", "@id": "94330602", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Solving satisfiability problems using reconfigurable computing"}, "refd-itemidlist": {"itemid": {"$": "0035242975", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9"}, "pagerange": {"@first": "109", "@last": "116"}}, "ref-text": "Feb.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Nagoya", "ce:indexed-name": "Nagoya A."}]}, "ref-sourcetitle": "IEEE Trans. VLSI Syst."}}, {"ref-fulltext": "P. Zhong, M. Martonosi, P. Ashar, and S. Malik, \"Solving Boolean satisfiability with dynamic hardware configurations,\" in Field-Programmable Logic: From FPGAs to Computing Paradigm, R. W. Hartenstein and A. Keevallik, Eds, Berlin, Germany: Springer-Verlag, Aug./Sept. 1998, pp. 326-335.", "@id": "94330603", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Solving Boolean satisfiability with dynamic hardware configurations"}, "refd-itemidlist": {"itemid": {"$": "33846027103", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "326", "@last": "335"}}, "ref-text": "R. W. Hartenstein and A. Keevallik, Eds, Berlin, Germany: Springer-Verlag, Aug./Sept.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Field-programmable Logic: From FPGAs to Computing Paradigm"}}, {"ref-fulltext": "M. Abramovici and J. T. de Sousa, \"A SAT solver using reconfigurable hardware and virtual logic,\" J. Automated Reasoning, vol. 24, no. 1-2, pp. 5-36, Feb. 2000.", "@id": "94330604", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A SAT solver using reconfigurable hardware and virtual logic"}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "1-2"}, "pagerange": {"@first": "5", "@last": "36"}}, "ref-text": "Feb.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J.T."}]}, "ref-sourcetitle": "J. Automated Reasoning"}}, {"ref-fulltext": "P. Zhong, \"Using Configurable Computing to Accelerate Boolean Satisfiability,\" Ph.D. dissertation, Dept. Elect. Eng., Princeton Univ., Princeton, NJ, June 1999.", "@id": "94330605", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0141977504", "@idtype": "SGR"}}, "ref-text": "Ph.D. dissertation, Dept. Elect. Eng., Princeton Univ., Princeton, NJ, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}]}, "ref-sourcetitle": "Using Configurable Computing to Accelerate Boolean Satisfiability"}}, {"ref-fulltext": "J. Gu, P. W. Purdom, J. Franco, and B. W. Wah, \"Algorithms for the satisfiability (SAT) problem: A survey,\" DIMACS Series Discrete Math. Theoretical Comput. Sci., vol. 35, pp. 19-151, 1997.", "@id": "94330606", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the satisfiability (SAT) problem: A survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series Discrete Math. Theoretical Comput. Sci."}}, {"ref-fulltext": "M. Davis, G. Logemann, and D. Loveland, \"A machine program for theorem proving,\" Commun. ACM, no. 5, pp. 394-397, 1962.", "@id": "94330607", "ref-info": {"ref-publicationyear": {"@first": "1962"}, "ref-title": {"ref-titletext": "A machine program for theorem proving"}, "refd-itemidlist": {"itemid": {"$": "84919401135", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "5"}, "pagerange": {"@first": "394", "@last": "397"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Logemann", "ce:indexed-name": "Logemann G."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Loveland", "ce:indexed-name": "Loveland D."}]}, "ref-sourcetitle": "Commun. ACM"}}, {"ref-fulltext": "J. M. Silva and K. A. Sakallah, \"GRASP: A search algorithm for prepositional satisfiability,\" IEEE Trans. Computers, vol. 48, pp. 506-521, May 1999.", "@id": "94330608", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "GRASP: A search algorithm for prepositional satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0032680865", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48"}, "pagerange": {"@first": "506", "@last": "521"}}, "ref-text": "May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.M.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J.M."}, {"@seq": "2", "ce:initials": "K.A.", "@_fa": "true", "ce:surname": "Sakallah", "ce:indexed-name": "Sakallah K.A."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "R. J. Bayardo, Jr. and R. C. Schrag, \"Using CSP look-back techniques to solve real-world SAT instances,\" in Proc. 14th National Conf. Artificial Intelligence, 1997, pp. 203-208.", "@id": "94330609", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Using CSP look-back techniques to solve real-world SAT instances"}, "refd-itemidlist": {"itemid": {"$": "0031365466", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "203", "@last": "208"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.J.", "@_fa": "true", "ce:surname": "Bayardo Jr.", "ce:indexed-name": "Bayardo Jr. R.J."}, {"@seq": "2", "ce:initials": "R.C.", "@_fa": "true", "ce:surname": "Schrag", "ce:indexed-name": "Schrag R.C."}]}, "ref-sourcetitle": "Proc. 14th National Conf. Artificial Intelligence"}}, {"ref-fulltext": "M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, \"Chaff: Engineering an efficient SAT solver,\" in Proc. 38th Design Automation Conf., June 2001, pp. 530-535.", "@id": "94330610", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Chaff: Engineering an efficient SAT solver"}, "refd-itemidlist": {"itemid": {"$": "0034852165", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "530", "@last": "535"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.W.", "@_fa": "true", "ce:surname": "Moskewicz", "ce:indexed-name": "Moskewicz M.W."}, {"@seq": "2", "ce:initials": "C.F.", "@_fa": "true", "ce:surname": "Madigan", "ce:indexed-name": "Madigan C.F."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhao", "ce:indexed-name": "Zhao Y."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}, {"@seq": "5", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Proc. 38th Design Automation Conf."}}, {"ref-fulltext": "E. Goldberg and Y. Novikov, \"BerkMin: A fast and robust SAT-solver,\" in Proc. Design, Automation Test Europe Conf., 2002, pp. 142-149.", "@id": "94330611", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "BerkMin: A fast and robust SAT-solver"}, "refd-itemidlist": {"itemid": {"$": "84893808653", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "142", "@last": "149"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Goldberg", "ce:indexed-name": "Goldberg E."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Novikov", "ce:indexed-name": "Novikov Y."}]}, "ref-sourcetitle": "Proc. Design, Automation Test Europe Conf."}}, {"ref-fulltext": "P. Zhong, P. Ashar, S. Malik, and M. Martonosi, \"Using reconfigurable computing techniques to accelerate problems in the CAD domain: A case study with Boolean satisfiability,\" in Proc. Design Automation Conf., 1998, pp. 194-199.", "@id": "94330612", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Using reconfigurable computing techniques to accelerate problems in the CAD domain: A case study with Boolean satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0031624029", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "194", "@last": "199"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}]}, "ref-sourcetitle": "Proc. Design Automation Conf."}}, {"ref-fulltext": "M. Abramovici and D. Saab, \"Satisfiability on reconfigurable hardware,\" in Proc. 7th Int. Workshop Field-Programmable Logic Applications, 1997, pp. 448-456.", "@id": "94330613", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Satisfiability on reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "84957878228", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "448", "@last": "456"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Saab", "ce:indexed-name": "Saab D."}]}, "ref-sourcetitle": "Proc. 7th Int. Workshop Field-programmable Logic Applications"}}, {"ref-fulltext": "M. Platzner and G. De Micheli, \"Acceleration of satisfiability algorithms by reconfigurable hardware,\" in Field-Programmable Logic: From FPGA's to Computing Paradigm, R. W. Hartenstein and A. Keevallik, Eds, Berlin, Germany: Springer-Verlag, Aug./Sept. 1998, pp. 69-78.", "@id": "94330614", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Acceleration of satisfiability algorithms by reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "65849432527", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "69", "@last": "78"}}, "ref-text": "R. W. Hartenstein and A. Keevallik, Eds, Berlin, Germany: Springer-Verlag, Aug./Sept.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Field-programmable Logic: From FPGA's to Computing Paradigm"}}, {"ref-fulltext": "O. Mencer and M. Platzner, \"Dynamic circuit generation for Boolean satisfiability in an object-oriented design environment,\" in Proc. 32nd Hawaii Int. Conf. System Sciences (HICSS), Maui, HI, Jan. 5-8, 1999.", "@id": "94330615", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Dynamic circuit generation for Boolean satisfiability in an object-oriented design environment"}, "refd-itemidlist": {"itemid": {"$": "0032760882", "@idtype": "SGR"}}, "ref-text": "Maui, HI, Jan. 5-8", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Mencer", "ce:indexed-name": "Mencer O."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "Proc. 32nd Hawaii Int. Conf. System Sciences (HICSS)"}}, {"ref-fulltext": "T. Suyama, M. Yokoo, and H. Sawada, \"Solving satisfiability problems using logic synthesis and reconfigurable hardware,\" in Proc. 31st Hawaii Int. Conf. System Sciences, vol. 7, 1998, pp. 179-186.", "@id": "94330616", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Solving satisfiability problems using logic synthesis and reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "0031606596", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7"}, "pagerange": {"@first": "179", "@last": "186"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}]}, "ref-sourcetitle": "Proc. 31st Hawaii Int. Conf. System Sciences"}}, {"ref-fulltext": "M. Boyd and T. Larrabee, \"ELVIS - A scalable, loadable custom programmable logic device for solving Boolean satisfiability problems,\" in Proc. 8th IEEE Int. Symp. Field-Programmable Custom Computing Machines, Napa Valley, CA, Apr. 16-19, 2000.", "@id": "94330617", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "ELVIS - A scalable, loadable custom programmable logic device for solving Boolean satisfiability problems"}, "refd-itemidlist": {"itemid": {"$": "0006534010", "@idtype": "SGR"}}, "ref-text": "Napa Valley, CA, Apr. 16-19", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Boyd", "ce:indexed-name": "Boyd M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Larrabee", "ce:indexed-name": "Larrabee T."}]}, "ref-sourcetitle": "Proc. 8th IEEE Int. Symp. Field-programmable Custom Computing Machines"}}, {"ref-fulltext": "J. de Sousa, J. P. Marques-Silva, and M. Abramovici, \"A configware/software approach to SAT solving,\" in Proc. 9th IEEE Int. Symp. Field-Programmable Custom Computing Machines, 2001.", "@id": "94330618", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A configware/software approach to SAT solving"}, "refd-itemidlist": {"itemid": {"$": "84963985275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. 9th IEEE Int. Symp. Field-programmable Custom Computing Machines"}}, {"ref-fulltext": "DIMACS challenge benchmarks [Online]. Available: http://www.intellektik. informatik.tu-darmstadt.de/SATLIB/benchm.html", "@id": "94330619", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.intellektik.informatik.tu-darmstadt.de/SATLIB/benchm.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84880846160", "@idtype": "SGR"}}, "ref-text": "[Online]", "ref-sourcetitle": "DIMACS Challenge Benchmarks"}}, {"ref-fulltext": "A. D. Zakrevski, Logical Synthesis of Cascade Networks, Moscow, Russia: Science, 1981. in Russian.", "@id": "94330620", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow, Russia: Science. in Russian", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "Alpha Data [Online]. Available: http://www.alpha-data.com", "@id": "94330621", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.alpha-data.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "2442656543", "@idtype": "SGR"}}}}, {"ref-fulltext": "Xilinx [Online]. Available: http://www.xilinx.com/xlnx/xweb/ xil_publications_index.jsp", "@id": "94330622", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "2442642720", "@idtype": "SGR"}}}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "4", "eid": "2-s2.0-2442713051", "dc:description": "This paper introduces a novel approach for solving the Boolean satisfiability (SAT) problem by combining software and configurable hardware. The suggested technique avoids instance-specific hardware compilation and, as a result, allows the total problem solving time to be reduced compared to other approaches that have been proposed. Moreover, the technique permits problems that exceed the resources of the available reconfigurable hardware to be solved. The paper presents the results obtained with some of the DIMACS benchmarks and a comparison of our implementation with other available SAT solvers based on reconfigurable hardware. The hardware part of the satisfier was realized on Virtex XCV812E FPGA, which has a large volume of embedded memory blocks that provide direct support for the proposed approach.", "prism:coverDate": "2004-04-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/2442713051", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/2442713051"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=2442713051&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=2442713051&origin=inward"}], "prism:publicationName": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems", "source-id": "12300", "citedby-count": "44", "prism:volume": "12", "subtype": "cp", "prism:pageRange": "408-419", "dc:title": "A software/reconfigurable hardware SAT solver", "prism:endingPage": "419", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1109/TVLSI.2004.825859", "prism:issn": "10638210", "prism:startingPage": "408", "dc:identifier": "SCOPUS_ID:2442713051"}, "idxterms": {"mainterm": [{"$": "Boolean satisfiability (SAT)", "@weight": "a", "@candidate": "n"}, {"$": "Configurable computing", "@weight": "a", "@candidate": "n"}, {"$": "Hardware platform", "@weight": "a", "@candidate": "n"}, {"$": "Partitioning", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Boolean satisfiability"}, {"@_fa": "true", "$": "Configurable computing"}, {"@_fa": "true", "$": "Field-programmable gate array (FPGA)"}, {"@_fa": "true", "$": "Partitioning"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Ant\u00f3nio B.", "preferred-name": {"ce:given-name": "Ant\u00f3nio B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.B."}]}}