// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

void Vriscv_soc___024root___configure_coverage_2(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage_2\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2402, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2422, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2426, 8, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2427, 8, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2437, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2437-2438");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2437, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2435, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2435-2436");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2433, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2433-2434");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2444, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2444-2445");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2444, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2442, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2442-2443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2440, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2440-2441");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2451-2452");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2449, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2449-2450");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2447, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2447-2448");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2458, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2458-2459");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2458, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2456-2457");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2454-2455");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2432, 3, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "block", "2432");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2515, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2516, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2517, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2522, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2523, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2524, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2525, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2533, 8, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2534, 8, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2544, 14, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "if", "2544-2545");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2544, 15, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2542, 14, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2542-2543");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2540, 5, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2540-2541");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2551, 14, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "if", "2551-2552");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2551, 15, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2549, 14, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2549-2550");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2547, 5, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2547-2548");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2558, 14, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "if", "2558-2559");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2558, 15, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2556, 14, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2556-2557");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2554, 5, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2554-2555");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2539, 3, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "block", "2539");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3110, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3115, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3116, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3117, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3123, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3124, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3125, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3126, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3135, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2614, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2616, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2620, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2621, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2621, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2621, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2621, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2621, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2621, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2622, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2623, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2643, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2651, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "rem[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2657, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2662, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2663, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_state[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2663, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_state[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2664, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2666, 8, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2667, 8, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[128]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[129]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 16, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "temp_result[130]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2724, 9, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2724-2725");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2724, 10, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2726-2727");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2729, 16, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "if", "2729-2730");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2729, 17, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "else", "2731-2732");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2723, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2723");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2722, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2722");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2722, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2720, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2720-2721");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2739, 9, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2739-2740");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2739, 10, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2741-2742");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2744, 16, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "if", "2744-2745");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2744, 17, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "else", "2746-2747");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2738, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2738");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2737, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2737");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2737, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2735, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2735-2736");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2753, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2753-2754");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2753, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2755-2756");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2760, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2760-2761");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2760, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2758, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2758-2759");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2752, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2752");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2750, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2750-2751");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2769, 16, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "if", "2769-2770");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2769, 17, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "else", "2771-2772");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2767, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2767-2768");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2775, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2775-2776");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2775, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2777-2778");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2780, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "if", "2780-2781");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2780, 15, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "else", "2782-2783");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2774, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2774");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2766, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2766");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2764, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2764-2765");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2789, 9, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2789-2790");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2789, 10, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2791-2792");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2794, 16, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2794-2795");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2794, 17, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2788, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2788");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2787, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2787");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2787, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2785, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2785-2786");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2801, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2801-2802");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2801, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2803-2804");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2800, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2800");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2800, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2798, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2798-2799");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2812, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2812-2813");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2812, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2811, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2811");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2811, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2809, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2809-2810");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2807, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2807-2808");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2819, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2819-2820");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2819, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2821-2822");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2825, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2825-2826");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2825, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2824, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2824");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2824, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2818, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2818");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2816, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2816-2817");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2719, 3, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "block", "2719,2763");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2893, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2894, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2895, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2896, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2897, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2897, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2897, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2897, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2897, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2897, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2898, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2899, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2901, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2902, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2903, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[128]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2920, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data1[129]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2926, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2927, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2928, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2929, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2929, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2929, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2929, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2929, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2929, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2930, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_state[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2930, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_state[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2931, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[128]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2932, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[129]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[128]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2933, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[129]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2934, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_exuType", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2935, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[128]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[129]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2945, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[130]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2977, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2977-2978");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2977, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "2979-2980");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2983, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2983-2984");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2983, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2982, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2982");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2982, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2976, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2976");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2974, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2974-2975");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 9, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2991-2992");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 10, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "2993-2994");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2996, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2996-2997");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2996, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2990");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2989");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2987, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2987-2988");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3005, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3005-3006");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3005, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3003, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3003-3004");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3009-3010");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "3011-3012");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3014, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3014-3015");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3014, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3008");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3002");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3000-3001");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3021, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3021-3022");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3021, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3019, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3019-3020");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3017, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3017-3018");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3028, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3028-3029");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3028, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3026, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3026-3027");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3036, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3036-3037");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3036, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3035, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "3035");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3035, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3033, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3033-3034");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3031, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "3031-3032");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2973, 3, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "block", "2973,3024-3025");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3185, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3186, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3187, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3188, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3189, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3190, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3190, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3190, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3190, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3190, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3190, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3191, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3192, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3193, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3194, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_rd_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3195, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3196, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_csr_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3197, 17, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "io_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3205, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_rd_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3206, 14, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_csr_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3207, 8, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3208, 8, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "reg_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3223, 15, ".riscv_soc.core.execute.csr_exu", "v_toggle/CSR_EXU", "temp_csr_result_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3233, 14, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "if", "3233-3234");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3233, 15, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3231, 14, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3231-3232");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3229, 5, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3229-3230");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3240, 14, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "if", "3240-3241");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3240, 15, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3238, 14, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3238-3239");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3236, 5, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3236-3237");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3247, 14, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "if", "3247-3248");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3247, 15, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3245, 14, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3245-3246");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3243, 5, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3243-3244");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3254, 14, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "if", "3254-3255");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3254, 15, ".riscv_soc.core.execute.csr_exu", "v_branch/CSR_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3252, 14, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3252-3253");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3250, 5, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "elsif", "3250-3251");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3228, 3, ".riscv_soc.core.execute.csr_exu", "v_line/CSR_EXU", "block", "3228");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3311, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3312, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3313, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3314, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3314, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3314, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3314, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3314, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3314, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3315, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3316, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3317, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3318, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3318, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3318, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3318, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3318, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3319, 16, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "io_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3326, 8, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3327, 13, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3327, 13, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3327, 13, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3327, 13, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3327, 13, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3328, 8, ".riscv_soc.core.execute.abn_exu", "v_toggle/ABN_EXU", "reg_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3338, 14, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "if", "3338-3339");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3338, 15, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3336, 14, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "elsif", "3336-3337");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3334, 5, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "elsif", "3334-3335");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3346, 7, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "if", "3346-3347");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3346, 8, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "else", "3348-3349");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3345, 14, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "if", "3345");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3345, 15, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3343, 14, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "elsif", "3343-3344");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3341, 5, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "elsif", "3341-3342");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3356, 14, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "if", "3356-3357");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3356, 15, ".riscv_soc.core.execute.abn_exu", "v_branch/ABN_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3354, 14, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "elsif", "3354-3355");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3352, 5, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "elsif", "3352-3353");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3333, 3, ".riscv_soc.core.execute.abn_exu", "v_line/ABN_EXU", "block", "3333");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3830, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3831, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3832, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3833, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3834, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3834, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3834, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3834, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3834, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3835, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3836, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3837, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3838, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3839, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3840, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3841, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3842, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3842, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3842, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3842, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3842, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3843, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3843, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3843, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3843, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3843, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3844, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3850, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3850, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3850, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3850, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3850, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3850, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3851, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3852, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3853, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3906, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3907, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3907, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3907, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3907, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3907, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3908, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3909, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3910, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3910, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3910, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3910, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3910, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3911, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3912, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3913, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3913, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3913, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3913, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3913, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3914, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3915, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3916, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3916, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3916, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3916, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3916, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3917, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3918, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3919, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3919, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3919, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3919, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3919, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3920, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3921, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3922, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3922, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3922, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3922, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3922, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3923, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3924, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3925, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3925, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3925, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3925, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3925, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3926, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3927, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3928, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3928, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3928, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3928, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3928, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3929, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3930, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3931, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3931, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3931, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3931, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3931, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3932, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3933, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3934, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3934, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3934, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3934, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3934, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3935, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3936, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3937, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3937, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3937, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3937, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3937, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3938, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3939, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3940, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3940, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3940, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3940, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3940, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3941, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3942, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3943, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3943, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3943, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3943, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3943, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3944, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3945, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3946, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3946, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3946, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3946, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3946, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3947, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3948, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3949, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3949, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3949, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3949, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3949, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3950, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3951, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3952, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3952, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3952, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3952, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3952, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3953, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3954, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3955, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3955, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3955, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3955, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3955, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3956, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3957, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3958, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3958, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3958, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3958, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3958, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3959, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3960, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3961, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3961, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3961, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3961, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3961, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3962, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3963, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3964, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3964, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3964, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3964, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3964, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3965, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3966, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3967, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3967, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3967, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3967, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3967, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3968, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3969, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3970, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3970, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3970, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3970, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3970, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3971, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3972, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3973, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3973, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3973, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3973, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3973, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3974, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3975, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3976, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3976, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3976, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3976, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3976, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3977, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3978, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3979, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3979, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3979, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3979, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3979, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3980, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3981, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3982, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3982, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3982, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3982, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3982, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3983, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3984, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3985, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3985, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3985, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3985, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3985, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3986, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3987, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3988, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3988, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3988, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3988, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3988, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3989, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3990, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3991, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3991, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3991, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3991, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3991, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3992, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3993, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3994, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3994, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3994, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3994, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3994, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3995, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3996, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3997, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3997, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3997, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3997, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3997, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3998, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3999, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4000, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4000, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4000, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4000, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4000, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4001, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4002, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4003, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4003, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4003, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4003, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4003, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4004, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4005, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4006, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4006, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4006, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4006, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4006, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4007, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4008, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4009, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4009, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4009, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4009, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4009, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4010, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_mask", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4011, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4012, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4013, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4014, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4014, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4014, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4014, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4014, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4015, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4016, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4016, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4016, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4017, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4017, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4017, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4017, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4017, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4017, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4018, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4019, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4020, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4020, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4020, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4020, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4020, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4021, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4021, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4021, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4021, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4021, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4022, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4023, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4024, 8, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4025, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4320, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4320, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4320, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4320, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4321, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4321, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4321, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4321, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4321, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4322, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4322, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4322, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4322, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4322, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4344, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "temp_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4534, 5, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4534-4535");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4534, 6, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4541, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4541-4542");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4541, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4543-4544");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4540, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4540");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4540, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4539, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4539");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4539, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4537, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4537-4538");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4552, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4552-4553");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4552, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4554-4555");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4551, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4551");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4551, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4550, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4550");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4550, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4548, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4548-4549");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4562, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4562-4563");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4562, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4561, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4561");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4561, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4559, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4559-4560");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4570, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4570-4571");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4570, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4572-4573");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4569, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4569");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4569, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4568, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4568");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4568, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4566, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4566-4567");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4581, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4581-4582");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4581, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4583-4584");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4580, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4580");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4580, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4579, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4579");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4579, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4587-4588");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4577, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4577-4578");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4594, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4594-4595");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4594, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4596-4597");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4593, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4593");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4593, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4592, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4592");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4592, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4600-4601");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4590, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4590-4591");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4606-4607");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4605, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4605");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4605, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4609-4610");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4603, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4603-4604");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4615-4616");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4614");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4618-4619");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4612, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4612-4613");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4624, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4624-4625");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4624, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4623, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4623");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4623, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4621, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4621-4622");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4631, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4631-4632");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4631, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4630, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4630");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4630, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4628, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4628-4629");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4638, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4638-4639");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4638, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4637, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4637");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4637, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4635, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4635-4636");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4645, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4645-4646");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4645, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4644, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4644");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4644, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4642, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4642-4643");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4649, 5, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4649-4650");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4649, 6, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4651-4652");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4533, 3, ".riscv_soc.core.decode", "v_line/Decode", "block", "4533");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4732, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4733, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4733, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4733, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4733, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4733, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4735, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4741, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4746, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mie[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4751, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4752, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4753, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4756, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4762, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4763, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4763, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4763, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4763, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4763, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4773, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4775, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_next_pc", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_irq_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4779, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_peripheral_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4780, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_commit_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4815, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_ls_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "test_is_peripheral", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 9, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "is_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 9, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "is_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 9, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "temp_except", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4894, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_peripheral", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4931, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4931-4932");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4931, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4930");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4928, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4928-4929");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4926-4927");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4938, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4938-4939");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4938, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4937, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4937");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4937, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4935-4936");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4947, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4947-4948");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4947, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4951-4952");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4950, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4950");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4950, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4946, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4946");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4944-4945");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4960-4961");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4959");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4957-4958");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4955, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4955-4956");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4966-4967");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4964-4965");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4972-4973");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4974-4975");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4978, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4978-4979");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4978, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4977, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4977");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4977, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4971");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4969, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4969-4970");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4985, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4985-4986");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4985, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4987-4988");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4991, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4991-4992");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4991, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4990, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4990");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4990, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4984, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4984");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4982, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4982-4983");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5000, 16, ".riscv_soc.core.write_back", "v_line/WriteBack", "if", "5000-5001");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5000, 17, ".riscv_soc.core.write_back", "v_line/WriteBack", "else", "5002-5003");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4998, 7, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4998-4999");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5005, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5005-5006");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5005, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4997, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4997");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4995, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4995-4996");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5010, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5010-5011");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5010, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5008, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5008-5009");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5018, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5018-5019");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5018, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5017, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5017");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5017, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5015, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5015-5016");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5013, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5013-5014");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5024, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5024-5025");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5024, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5022, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5022-5023");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5029, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5029-5030");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5029, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5027, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5027-5028");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5035, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5035-5036");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5035, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "5037-5038");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5034, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5034");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5034, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5032, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5032-5033");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5043, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5043-5044");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5043, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5041, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5041-5042");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5048, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5048-5049");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5048, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5046, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5046-5047");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5053, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5053-5054");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5053, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5051, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5051-5052");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5058, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5058-5059");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5058, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5056, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5056-5057");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5066, 16, ".riscv_soc.core.write_back", "v_line/WriteBack", "if", "5066-5067");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5066, 17, ".riscv_soc.core.write_back", "v_line/WriteBack", "else", "5068-5069");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5064, 7, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5064-5065");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5063, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5063");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5063, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5061, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5061-5062");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5074, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5074-5075");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5074, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5072, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5072-5073");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5079, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5079-5080");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5079, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5077, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5077-5078");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5082, 5, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5082-5083");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5082, 6, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "5084-5085");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5087, 5, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5087-5088");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5087, 6, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "5089-5090");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5092, 5, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5092-5093");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5092, 6, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "5094-5095");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5099, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5099-5100");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5099, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5097, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "5097-5098");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5102, 5, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5102-5103");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5102, 6, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "5104-5105");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5107, 5, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "5107-5108");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5107, 6, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "5109-5110");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4925, 3, ".riscv_soc.core.write_back", "v_line/WriteBack", "block", "4925,4942-4943");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5214, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5215, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5216, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5217, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5218, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5219, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5220, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5221, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5222, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5222, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5222, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5222, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5222, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5223, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5224, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_in_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5225, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5226, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5227, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5228, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5229, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5230, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "io_r_csr_mie[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5231, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5247, 9, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mie[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5250, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5251, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mscratch[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5252, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5253, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcause[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5254, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mtval[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5255, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_mcycle[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5256, 14, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "reg_minstret[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 15, ".riscv_soc.core.csr_reg", "v_toggle/CsrRegCtrl", "csr_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5304, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5304-5305");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5304, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5302, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5302-5303");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5300-5301");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5298, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5298-5299");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5311, 9, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5311-5312");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5311, 10, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5310, 7, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5310");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5310, 8, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5309, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5309");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5309, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5307, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5307-5308");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5320, 9, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5320-5321");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5320, 10, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5319, 7, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5319");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5319, 8, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5318, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5318");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5318, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5316-5317");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5329, 9, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5329-5330");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5329, 10, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 7, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5328");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 8, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5327");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5325-5326");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5337, 7, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5337-5338");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5337, 8, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "5339-5340");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5344, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5344-5345");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5344, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5342, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5342-5343");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5336, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5336");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5334, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5334-5335");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5353, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5353-5354");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5353, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5351, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5351-5352");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5349, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5349-5350");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5347, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5347-5348");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5362, 14, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5362-5363");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5362, 15, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5360, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5360-5361");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5358, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5358-5359");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5356, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5356-5357");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5368, 7, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5368-5369");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5368, 8, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "5370-5371");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5367, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "if", "5367");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5367, 15, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "else", "5373-5374");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5365, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5365-5366");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5379, 7, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "if", "5379-5380");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5379, 8, ".riscv_soc.core.csr_reg", "v_branch/CsrRegCtrl", "else", "5381-5382");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5378, 14, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "if", "5378");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5378, 15, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "else", "5384-5385");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5376, 5, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "elsif", "5376-5377");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5297, 3, ".riscv_soc.core.csr_reg", "v_line/CsrRegCtrl", "block", "5297");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5451, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5452, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5453, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5454, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5456, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5457, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5458, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5459, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5460, 17, ".riscv_soc.core.clint_de", "v_toggle/Clint", "io_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5470, 8, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_msip", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5471, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtime[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5472, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_mtimecmp[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5473, 8, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5474, 14, ".riscv_soc.core.clint_de", "v_toggle/Clint", "red_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5476, 8, ".riscv_soc.core.clint_de", "v_toggle/Clint", "reg_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5479, 9, ".riscv_soc.core.clint_de", "v_toggle/Clint", "is_misp", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5480, 9, ".riscv_soc.core.clint_de", "v_toggle/Clint", "is_mtimecmp", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5495, 9, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5495-5496");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5495, 10, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5494, 7, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5494");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5494, 8, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5493, 14, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5493");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5493, 15, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5491, 5, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5491-5492");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5500, 5, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5500-5501");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5500, 6, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "5502-5503");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5509, 9, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5509-5510");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5509, 10, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5508, 7, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5508");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5508, 8, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5507, 14, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5507");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5507, 15, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5505, 5, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5505-5506");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5519, 7, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5519-5520");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5519, 8, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5518, 14, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5518");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5518, 15, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5516, 14, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5516-5517");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5514, 5, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5514-5515");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5527, 9, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5527-5528");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5527, 10, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "5529-5530");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5526, 7, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5526");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5526, 8, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5525, 14, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5525");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5525, 15, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5523, 5, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5523-5524");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5539, 7, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5539-5540");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5539, 8, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5538, 14, ".riscv_soc.core.clint_de", "v_branch/Clint", "if", "5538");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5538, 15, ".riscv_soc.core.clint_de", "v_branch/Clint", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5536, 14, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5536-5537");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5534, 5, ".riscv_soc.core.clint_de", "v_line/Clint", "elsif", "5534-5535");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5490, 3, ".riscv_soc.core.clint_de", "v_line/Clint", "block", "5490");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6530, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6531, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6532, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6533, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6534, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6535, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6536, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6537, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6538, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6539, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6540, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6541, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6542, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6543, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6544, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6545, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6546, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6547, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6561, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6562, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6563, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6564, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rflag", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6565, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6566, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6567, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6568, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6569, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6570, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6570, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6570, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6570, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6571, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6572, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6573, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6594, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6595, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6596, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6597, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6598, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6619, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6620, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6650, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6650-6651");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6650, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6654, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6654-6655");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6654, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6653, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6653");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6653, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6649, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6649");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6647, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6647-6648");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6665, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6665-6666");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6665, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6664, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6664");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6664, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6662, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6662-6663");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6660, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6660-6661");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6674, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6674-6675");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6674, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6673, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6673");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6673, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6671, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6671-6672");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6669, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6669-6670");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6682, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6682-6683");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6682, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6680, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6680-6681");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6678, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "6678-6679");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6685, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6685-6686");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6685, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "6687-6688");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6691, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6691-6692");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6691, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "6693-6694");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6696, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "6696-6697");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6696, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "6698-6699");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6646, 3, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "block", "6646,6658-6659,6690");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16998]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16999]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17000]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17001]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17002]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17003]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17004]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17005]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17006]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17007]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17008]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17009]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17010]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17011]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17012]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17013]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17014]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17015]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17016]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17017]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17018]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17019]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17020]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17021]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17022]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17023]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17024]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17025]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17026]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17027]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17028]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17029]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17030]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17031]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17032]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17033]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17034]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17035]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17036]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17037]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17038]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17039]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17040]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17041]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17042]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17043]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17044]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17045]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17046]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17047]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17048]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17049]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17050]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17051]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17052]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17053]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17054]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17055]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17056]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17057]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17058]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17059]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17060]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17061]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 11, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rflag", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17062]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17063]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17064]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17065]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17066]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17067]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17068]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17069]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17070]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17071]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17072]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17073]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17074]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17075]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17076]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17077]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17078]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17079]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17080]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17081]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17082]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17083]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17084]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17085]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17086]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17087]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17088]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17089]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17090]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17091]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17092]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17093]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17094]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17095]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17096]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17097]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17098]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17099]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17100]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17101]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17102]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17103]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17104]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17105]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17106]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17107]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17108]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17109]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17110]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17111]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17112]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17113]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17114]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17115]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17116]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17117]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17118]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17119]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17120]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17121]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17122]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17123]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17124]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17125]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17126]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17127]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17128]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17129]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17130]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17131]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17132]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17133]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17134]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17135]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17136]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17137]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17138]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17139]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17140]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17141]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17142]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17143]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17144]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17145]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17146]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17147]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17148]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17149]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17150]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17151]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17152]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17153]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17154]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17155]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17156]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17157]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17158]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17159]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17160]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17161]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17162]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17163]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17164]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17165]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17166]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17167]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17168]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17169]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17170]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17171]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17172]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17173]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17174]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17175]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17176]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17177]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17178]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17179]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17180]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17181]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17182]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17183]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17184]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17185]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17186]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17187]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17188]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17189]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17190]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 21, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17356]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 23, 5, ".riscv_soc.axi_ram.mem", "v_line/RAMCtrl", "block", "23-24");
}

void Vriscv_soc___024root___configure_coverage_0(Vriscv_soc___024root* vlSelf, bool first) VL_ATTR_COLD;
void Vriscv_soc___024root___configure_coverage_1(Vriscv_soc___024root* vlSelf, bool first) VL_ATTR_COLD;

void Vriscv_soc___024root___configure_coverage(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    Vriscv_soc___024root___configure_coverage_0(vlSelf, first);
    Vriscv_soc___024root___configure_coverage_1(vlSelf, first);
    Vriscv_soc___024root___configure_coverage_2(vlSelf, first);
}
