-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    bytePlanes1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_full_n : IN STD_LOGIC;
    bytePlanes1_write : OUT STD_LOGIC;
    Height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    Height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_empty_n : IN STD_LOGIC;
    Height_read : OUT STD_LOGIC;
    WidthInPix_dout : IN STD_LOGIC_VECTOR (12 downto 0);
    WidthInPix_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInPix_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInPix_empty_n : IN STD_LOGIC;
    WidthInPix_read : OUT STD_LOGIC;
    WidthInBytes_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInBytes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInBytes_empty_n : IN STD_LOGIC;
    WidthInBytes_read : OUT STD_LOGIC;
    VideoFormat_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    VideoFormat_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_empty_n : IN STD_LOGIC;
    VideoFormat_read : OUT STD_LOGIC;
    WidthInBytes_c_din : OUT STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_c_full_n : IN STD_LOGIC;
    WidthInBytes_c_write : OUT STD_LOGIC;
    height_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_full_n : IN STD_LOGIC;
    height_c_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_1F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_18 : STD_LOGIC_VECTOR (12 downto 0) := "0000000011000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Height_blk_n : STD_LOGIC;
    signal WidthInPix_blk_n : STD_LOGIC;
    signal WidthInBytes_blk_n : STD_LOGIC;
    signal VideoFormat_blk_n : STD_LOGIC;
    signal WidthInBytes_c_blk_n : STD_LOGIC;
    signal height_c_blk_n : STD_LOGIC;
    signal VideoFormat_read_read_fu_238_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal VideoFormat_read_reg_639 : STD_LOGIC_VECTOR (5 downto 0);
    signal Height_read_reg_643 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1_reg_697 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln915_1_fu_385_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln915_1_reg_734 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln920_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln920_reg_739 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub100_fu_423_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub100_reg_744 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp103_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_reg_749 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_754 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_2_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_2_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp13_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp13_reg_764 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_4_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_4_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_5_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_5_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_6_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_6_reg_779 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub166_fu_524_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub166_reg_784 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal cmp169_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_reg_789 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp16_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp16_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_2_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_2_reg_799 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_804 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_4_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_4_reg_809 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_5_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp169_5_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_4_load_reg_822 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln963_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_5_load_reg_827 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_6_load_reg_832 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_7_load_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_load_reg_845 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln927_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_1_load_reg_850 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_2_load_reg_855 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_3_load_reg_860 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_15_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_15_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_14_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_14_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_13_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_13_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_12_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_12_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_out_pix_V_11_out_o : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_out_pix_V_11_out_o_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_raw_pix_V_5_out_o : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_raw_pix_V_5_out_o_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_11_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_11_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_10_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_10_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_9_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_9_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_8_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_8_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal pix_val_V_7_fu_214 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_6_fu_210 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_5_fu_206 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_4_fu_202 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_pix_V_fu_194 : STD_LOGIC_VECTOR (255 downto 0);
    signal raw_pix_V_fu_190 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal pix_val_V_3_fu_234 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_2_fu_230 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_1_fu_226 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_fu_222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal y_1_fu_198 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_5_fu_585_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_fu_218 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_3_fu_616_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln950_fu_330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln950_fu_334_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_350_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln915_fu_375_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln915_fu_379_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal remainPix_fu_371_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_fu_401_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln920_fu_411_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal remainPix_1_fu_415_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_435_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_457_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_350_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln953_fu_496_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln955_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_506_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal remainPix_3_fu_516_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_535_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_350_ap_start : STD_LOGIC;
    signal grp_fu_350_ap_done : STD_LOGIC;
    signal grp_fu_350_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        pix_val_V_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        bytePlanes1_full_n : IN STD_LOGIC;
        bytePlanes1_write : OUT STD_LOGIC;
        cmp169_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp169_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp169_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp169_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp169_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub166_cast73 : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp169 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_15_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_15_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_14_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_14_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_13_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_13_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_12_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_12_out_ap_vld : OUT STD_LOGIC;
        out_pix_V_11_out_i : IN STD_LOGIC_VECTOR (255 downto 0);
        out_pix_V_11_out_o : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_pix_V_11_out_o_ap_vld : OUT STD_LOGIC;
        raw_pix_V_5_out_i : IN STD_LOGIC_VECTOR (255 downto 0);
        raw_pix_V_5_out_o : OUT STD_LOGIC_VECTOR (255 downto 0);
        raw_pix_V_5_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        pix_val_V_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V : IN STD_LOGIC_VECTOR (9 downto 0);
        trunc_ln915_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        bytePlanes1_full_n : IN STD_LOGIC;
        bytePlanes1_write : OUT STD_LOGIC;
        icmp_ln920 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub100_cast72 : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp103 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_11_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_11_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_10_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_10_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_9_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_9_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_8_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pix_val_V_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278 : component design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_img_read,
        pix_val_V_7 => pix_val_V_7_load_reg_837,
        pix_val_V_6 => pix_val_V_6_load_reg_832,
        pix_val_V_5 => pix_val_V_5_load_reg_827,
        pix_val_V_4 => pix_val_V_4_load_reg_822,
        trunc_ln1 => trunc_ln1_reg_697,
        bytePlanes1_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_din,
        bytePlanes1_num_data_valid => ap_const_lv10_0,
        bytePlanes1_fifo_cap => ap_const_lv10_0,
        bytePlanes1_full_n => bytePlanes1_full_n,
        bytePlanes1_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_write,
        cmp169_5 => cmp169_5_reg_814,
        cmp169_4 => cmp169_4_reg_809,
        cmp169_3 => tmp_3_reg_804,
        cmp169_2 => cmp169_2_reg_799,
        cmp169_1 => icmp16_reg_794,
        sub166_cast73 => sub166_reg_784,
        cmp169 => cmp169_reg_789,
        pix_val_V_15_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_15_out,
        pix_val_V_15_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_15_out_ap_vld,
        pix_val_V_14_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_14_out,
        pix_val_V_14_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_14_out_ap_vld,
        pix_val_V_13_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_13_out,
        pix_val_V_13_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_13_out_ap_vld,
        pix_val_V_12_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_12_out,
        pix_val_V_12_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_12_out_ap_vld,
        out_pix_V_11_out_i => out_pix_V_fu_194,
        out_pix_V_11_out_o => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_out_pix_V_11_out_o,
        out_pix_V_11_out_o_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_out_pix_V_11_out_o_ap_vld,
        raw_pix_V_5_out_i => raw_pix_V_fu_190,
        raw_pix_V_5_out_o => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_raw_pix_V_5_out_o,
        raw_pix_V_5_out_o_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_raw_pix_V_5_out_o_ap_vld);

    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304 : component design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_img_read,
        pix_val_V_3 => pix_val_V_3_load_reg_860,
        pix_val_V_2 => pix_val_V_2_load_reg_855,
        pix_val_V_1 => pix_val_V_1_load_reg_850,
        pix_val_V => pix_val_V_load_reg_845,
        trunc_ln915_1 => trunc_ln915_1_reg_734,
        bytePlanes1_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_din,
        bytePlanes1_num_data_valid => ap_const_lv10_0,
        bytePlanes1_fifo_cap => ap_const_lv10_0,
        bytePlanes1_full_n => bytePlanes1_full_n,
        bytePlanes1_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_write,
        icmp_ln920 => icmp_ln920_reg_739,
        cmp103_6 => cmp103_6_reg_779,
        cmp103_5 => cmp103_5_reg_774,
        cmp103_4 => cmp103_4_reg_769,
        cmp103_3 => icmp13_reg_764,
        cmp103_2 => cmp103_2_reg_759,
        cmp103_1 => icmp_reg_754,
        sub100_cast72 => sub100_reg_744,
        cmp103 => cmp103_reg_749,
        pix_val_V_11_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_11_out,
        pix_val_V_11_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_11_out_ap_vld,
        pix_val_V_10_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_10_out,
        pix_val_V_10_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_10_out_ap_vld,
        pix_val_V_9_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_9_out,
        pix_val_V_9_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_9_out_ap_vld,
        pix_val_V_8_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_8_out,
        pix_val_V_8_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_8_out_ap_vld);

    urem_13ns_6ns_13_17_seq_1_U100 : component design_1_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 6,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_350_ap_start,
        done => grp_fu_350_ap_done,
        din0 => WidthInPix_dout,
        din1 => grp_fu_350_p1,
        ce => grp_fu_350_ce,
        dout => grp_fu_350_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (not((ap_const_lv6_19 = VideoFormat_read_reg_639)) or (icmp_ln963_fu_580_p2 = ap_const_lv1_1)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pix_V_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2))) then 
                out_pix_V_fu_194 <= ap_const_lv256_lc_1;
            elsif (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_out_pix_V_11_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                out_pix_V_fu_194 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_out_pix_V_11_out_o;
            end if; 
        end if;
    end process;

    raw_pix_V_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2))) then 
                raw_pix_V_fu_190 <= ap_const_lv256_lc_1;
            elsif (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_raw_pix_V_5_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                raw_pix_V_fu_190 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_raw_pix_V_5_out_o;
            end if; 
        end if;
    end process;

    y_1_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2))) then 
                y_1_fu_198 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln963_fu_580_p2 = ap_const_lv1_0) and (ap_const_lv6_19 = VideoFormat_read_reg_639))) then 
                y_1_fu_198 <= y_5_fu_585_p2;
            end if; 
        end if;
    end process;

    y_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_18 = VideoFormat_read_read_fu_238_p2))) then 
                y_fu_218 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln927_fu_611_p2 = ap_const_lv1_0))) then 
                y_fu_218 <= y_3_fu_616_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                Height_read_reg_643 <= Height_dout;
                VideoFormat_read_reg_639 <= VideoFormat_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_18 = VideoFormat_read_read_fu_238_p2))) then
                cmp103_2_reg_759 <= cmp103_2_fu_451_p2;
                cmp103_4_reg_769 <= cmp103_4_fu_473_p2;
                cmp103_5_reg_774 <= cmp103_5_fu_479_p2;
                cmp103_6_reg_779 <= cmp103_6_fu_485_p2;
                cmp103_reg_749 <= cmp103_fu_429_p2;
                icmp13_reg_764 <= icmp13_fu_467_p2;
                icmp_ln920_reg_739 <= icmp_ln920_fu_395_p2;
                icmp_reg_754 <= icmp_fu_445_p2;
                sub100_reg_744 <= sub100_fu_423_p2;
                trunc_ln915_1_reg_734 <= add_ln915_fu_379_p2(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                cmp169_2_reg_799 <= cmp169_2_fu_551_p2;
                cmp169_4_reg_809 <= cmp169_4_fu_565_p2;
                cmp169_5_reg_814 <= cmp169_5_fu_571_p2;
                cmp169_reg_789 <= cmp169_fu_529_p2;
                icmp16_reg_794 <= icmp16_fu_545_p2;
                sub166_reg_784 <= sub166_fu_524_p2;
                tmp_3_reg_804 <= remainPix_3_fu_516_p3(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                pix_val_V_1_fu_226 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln927_fu_611_p2 = ap_const_lv1_0))) then
                pix_val_V_1_load_reg_850 <= pix_val_V_1_fu_226;
                pix_val_V_2_load_reg_855 <= pix_val_V_2_fu_230;
                pix_val_V_3_load_reg_860 <= pix_val_V_3_fu_234;
                pix_val_V_load_reg_845 <= pix_val_V_fu_222;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_10_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                pix_val_V_2_fu_230 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_10_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_11_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                pix_val_V_3_fu_234 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_12_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                pix_val_V_4_fu_202 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_12_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln963_fu_580_p2 = ap_const_lv1_0) and (ap_const_lv6_19 = VideoFormat_read_reg_639))) then
                pix_val_V_4_load_reg_822 <= pix_val_V_4_fu_202;
                pix_val_V_5_load_reg_827 <= pix_val_V_5_fu_206;
                pix_val_V_6_load_reg_832 <= pix_val_V_6_fu_210;
                pix_val_V_7_load_reg_837 <= pix_val_V_7_fu_214;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_13_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                pix_val_V_5_fu_206 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_13_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_14_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                pix_val_V_6_fu_210 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_14_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_15_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                pix_val_V_7_fu_214 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_pix_val_V_15_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_8_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                pix_val_V_fu_222 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_pix_val_V_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2))) then
                trunc_ln1_reg_697 <= add_ln950_fu_334_p2(15 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, VideoFormat_read_read_fu_238_p2, VideoFormat_read_reg_639, ap_CS_fsm_state18, icmp_ln963_fu_580_p2, ap_CS_fsm_state21, icmp_ln927_fu_611_p2, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_done, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_done, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_18 = VideoFormat_read_read_fu_238_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and not((ap_const_lv6_18 = VideoFormat_read_read_fu_238_p2)) and not((ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2)) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (not((ap_const_lv6_19 = VideoFormat_read_reg_639)) or (icmp_ln963_fu_580_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln927_fu_611_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_blk_n <= Height_empty_n;
        else 
            Height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_read <= ap_const_logic_1;
        else 
            Height_read <= ap_const_logic_0;
        end if; 
    end process;


    VideoFormat_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, VideoFormat_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_blk_n <= VideoFormat_empty_n;
        else 
            VideoFormat_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    VideoFormat_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_read <= ap_const_logic_1;
        else 
            VideoFormat_read <= ap_const_logic_0;
        end if; 
    end process;

    VideoFormat_read_read_fu_238_p2 <= VideoFormat_dout;

    WidthInBytes_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_blk_n <= WidthInBytes_empty_n;
        else 
            WidthInBytes_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    WidthInBytes_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_c_blk_n <= WidthInBytes_c_full_n;
        else 
            WidthInBytes_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    WidthInBytes_c_din <= WidthInBytes_dout;

    WidthInBytes_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_c_write <= ap_const_logic_1;
        else 
            WidthInBytes_c_write <= ap_const_logic_0;
        end if; 
    end process;


    WidthInBytes_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_read <= ap_const_logic_1;
        else 
            WidthInBytes_read <= ap_const_logic_0;
        end if; 
    end process;


    WidthInPix_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInPix_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInPix_blk_n <= WidthInPix_empty_n;
        else 
            WidthInPix_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    WidthInPix_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInPix_read <= ap_const_logic_1;
        else 
            WidthInPix_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln915_fu_379_p2 <= std_logic_vector(unsigned(zext_ln915_fu_375_p1) + unsigned(ap_const_lv16_1F));
    add_ln950_fu_334_p2 <= std_logic_vector(unsigned(zext_ln950_fu_330_p1) + unsigned(ap_const_lv16_1F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if (((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
                ap_block_state1 <= ((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, VideoFormat_read_reg_639, ap_CS_fsm_state18, icmp_ln963_fu_580_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (not((ap_const_lv6_19 = VideoFormat_read_reg_639)) or (icmp_ln963_fu_580_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(VideoFormat_read_reg_639, ap_CS_fsm_state18, icmp_ln963_fu_580_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (not((ap_const_lv6_19 = VideoFormat_read_reg_639)) or (icmp_ln963_fu_580_p2 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bytePlanes1_din_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_din, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_din, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bytePlanes1_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bytePlanes1_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_din;
        else 
            bytePlanes1_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_din;
        end if; 
    end process;


    bytePlanes1_write_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_write, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_write, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bytePlanes1_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_bytePlanes1_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bytePlanes1_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_bytePlanes1_write;
        else 
            bytePlanes1_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp103_2_fu_451_p2 <= "1" when (unsigned(remainPix_1_fu_415_p3) > unsigned(ap_const_lv4_2)) else "0";
    cmp103_4_fu_473_p2 <= "1" when (unsigned(remainPix_1_fu_415_p3) > unsigned(ap_const_lv4_4)) else "0";
    cmp103_5_fu_479_p2 <= "1" when (unsigned(remainPix_1_fu_415_p3) > unsigned(ap_const_lv4_5)) else "0";
    cmp103_6_fu_485_p2 <= "1" when (unsigned(remainPix_1_fu_415_p3) > unsigned(ap_const_lv4_6)) else "0";
    cmp103_fu_429_p2 <= "0" when (remainPix_1_fu_415_p3 = ap_const_lv4_0) else "1";
    cmp169_2_fu_551_p2 <= "1" when (unsigned(remainPix_3_fu_516_p3) > unsigned(ap_const_lv3_2)) else "0";
    cmp169_4_fu_565_p2 <= "1" when (unsigned(remainPix_3_fu_516_p3) > unsigned(ap_const_lv3_4)) else "0";
    cmp169_5_fu_571_p2 <= "1" when (unsigned(remainPix_3_fu_516_p3) > unsigned(ap_const_lv3_5)) else "0";
    cmp169_fu_529_p2 <= "0" when (remainPix_3_fu_516_p3 = ap_const_lv3_0) else "1";
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_ap_start_reg;
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_ap_start_reg;

    grp_fu_350_ap_start_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, VideoFormat_read_read_fu_238_p2)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_19 = VideoFormat_read_read_fu_238_p2))) then 
            grp_fu_350_ap_start <= ap_const_logic_1;
        else 
            grp_fu_350_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_350_ce_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state21, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            grp_fu_350_ce <= ap_const_logic_0;
        else 
            grp_fu_350_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_350_p1 <= ap_const_lv13_18(6 - 1 downto 0);

    height_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_blk_n <= height_c_full_n;
        else 
            height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c_din <= Height_dout;

    height_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_write <= ap_const_logic_1;
        else 
            height_c_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp13_fu_467_p2 <= "0" when (tmp_1_fu_457_p4 = ap_const_lv2_0) else "1";
    icmp16_fu_545_p2 <= "0" when (tmp_2_fu_535_p4 = ap_const_lv2_0) else "1";
    icmp_fu_445_p2 <= "0" when (tmp_fu_435_p4 = ap_const_lv3_0) else "1";
    icmp_ln920_fu_395_p2 <= "1" when (remainPix_fu_371_p1 = ap_const_lv5_0) else "0";
    icmp_ln927_fu_611_p2 <= "1" when (y_fu_218 = Height_read_reg_643) else "0";
    icmp_ln955_fu_500_p2 <= "1" when (trunc_ln953_fu_496_p1 = ap_const_lv5_0) else "0";
    icmp_ln963_fu_580_p2 <= "1" when (y_1_fu_198 = Height_read_reg_643) else "0";

    img_read_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_img_read, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_img_read, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304_img_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278_img_read;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    remainPix_1_fu_415_p3 <= 
        ap_const_lv4_8 when (icmp_ln920_fu_395_p2(0) = '1') else 
        zext_ln920_fu_411_p1;
    remainPix_3_fu_516_p3 <= 
        ap_const_lv3_6 when (icmp_ln955_fu_500_p2(0) = '1') else 
        trunc_ln3_fu_506_p4;
    remainPix_fu_371_p1 <= WidthInBytes_dout(5 - 1 downto 0);
    sub100_fu_423_p2 <= std_logic_vector(unsigned(trunc_ln915_1_fu_385_p4) + unsigned(ap_const_lv11_7FF));
    sub166_fu_524_p2 <= std_logic_vector(unsigned(trunc_ln1_reg_697) + unsigned(ap_const_lv11_7FF));
    tmp_1_fu_457_p4 <= remainPix_1_fu_415_p3(3 downto 2);
    tmp_2_fu_535_p4 <= remainPix_3_fu_516_p3(2 downto 1);
    tmp_fu_435_p4 <= remainPix_1_fu_415_p3(3 downto 1);
    trunc_ln3_fu_506_p4 <= grp_fu_350_p2(4 downto 2);
    trunc_ln915_1_fu_385_p4 <= add_ln915_fu_379_p2(15 downto 5);
    trunc_ln953_fu_496_p1 <= grp_fu_350_p2(5 - 1 downto 0);
    trunc_ln_fu_401_p4 <= WidthInBytes_dout(4 downto 2);
    y_3_fu_616_p2 <= std_logic_vector(unsigned(y_fu_218) + unsigned(ap_const_lv12_1));
    y_5_fu_585_p2 <= std_logic_vector(unsigned(y_1_fu_198) + unsigned(ap_const_lv12_1));
    zext_ln915_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
    zext_ln920_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_401_p4),4));
    zext_ln950_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
end behav;
