#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SLL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SLL64
# -- Compiling architecture rtl of SLL64
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRL64
# -- Compiling architecture rtl of SRL64
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRA64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRA64
# -- Compiling architecture rtl of SRA64
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# -- Loading package MATH_REAL
# -- Loading entity SLL64
# ** Error: ../SourceCode/ShiftUnit.vhd(37): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: ../SourceCode/ShiftUnit.vhd(39): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: ../SourceCode/ShiftUnit.vhd(41): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: ../SourceCode/ShiftUnit.vhd(51): Target type ieee.std_logic_1164.STD_ULOGIC_VECTOR in signal assignment is different from expression type.
# ** Error: ../SourceCode/ShiftUnit.vhd(67): Target type ieee.std_logic_1164.STD_ULOGIC_VECTOR in signal assignment is different from expression type.
# ** Error: ../SourceCode/ShiftUnit.vhd(78): VHDL Compiler exiting
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./FunctionalShiftUnit.do line 11
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=none ../SourceCode/ShiftUnit.vhd"
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# -- Loading entity Adder
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# -- Loading entity Adder
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(35): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(41): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(63): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(41): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(63): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(37): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(42): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(61): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(19): near "Generic": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(25): near "Y": (vcom-1576) expecting ',' or ')'.
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd(59): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading entity ArithUnit
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(29): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type.
# -- Loading package MATH_REAL
# -- Loading entity SLL64
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(37): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(39): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(41): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(47): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(51): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(54): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(63): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(67): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(70): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(78): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(29): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type.
# -- Loading package MATH_REAL
# -- Loading entity SLL64
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(37): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(39): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(41): Signal "ShiftCount" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(47): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(52): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(55): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(64): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(68): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(71): Illegal sequential statement.
# ** Error: C:/Users/Izyl/Desktop/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd(79): VHDL Compiler exiting
# 
# 
