// Seed: 2112569283
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign id_2 = 1'b0;
  assign id_1 = id_1;
  tri0 id_3, id_4;
  integer id_5 = id_2;
  assign id_4 = 1'b0;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 ();
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_3;
  assign id_1 = id_1;
endmodule
module module_4 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4
);
  if (1) wire id_6;
  else id_7(.id_0(id_3 & id_4), .id_1(1 & 1), .id_2(1), .id_3(1), .id_4(1'd0));
  module_3 modCall_1 ();
endmodule
