{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:47:19 2012 " "Info: Processing started: Mon Nov 26 16:47:19 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlarmSystemTop -c AlarmSystemTop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmSystemTop -c AlarmSystemTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_GENERATOR-ARCH_CLOCK_GENERATOR " "Info: Found design unit 1: CLOCK_GENERATOR-ARCH_CLOCK_GENERATOR" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Info: Found entity 1: CLOCK_GENERATOR" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_adcmax1111.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file fpga_adcmax1111.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_ADCMAX1111-ARCH_FPGA_ADCMAX1111 " "Info: Found design unit 1: FPGA_ADCMAX1111-ARCH_FPGA_ADCMAX1111" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ADCMAX1111 " "Info: Found entity 1: FPGA_ADCMAX1111" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_controler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file temp_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP_CONTROLER-ARCH_TEMP_CONTROLER " "Info: Found design unit 1: TEMP_CONTROLER-ARCH_TEMP_CONTROLER" {  } { { "TEMP_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/TEMP_CONTROLER.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEMP_CONTROLER " "Info: Found entity 1: TEMP_CONTROLER" {  } { { "TEMP_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/TEMP_CONTROLER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_sensor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file door_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DOOR_SENSOR-ARCH_DOOR_SENSOR " "Info: Found design unit 1: DOOR_SENSOR-ARCH_DOOR_SENSOR" {  } { { "DOOR_SENSOR.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/DOOR_SENSOR.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DOOR_SENSOR " "Info: Found entity 1: DOOR_SENSOR" {  } { { "DOOR_SENSOR.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/DOOR_SENSOR.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-ARCH_COUNTER " "Info: Found design unit 1: COUNTER-ARCH_COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/COUNTER.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Info: Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/COUNTER.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attempts_controler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file attempts_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ATTEMPTS_CONTROLER-ARCH_ATTEMPTS_CONTROLER " "Info: Found design unit 1: ATTEMPTS_CONTROLER-ARCH_ATTEMPTS_CONTROLER" {  } { { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ATTEMPTS_CONTROLER " "Info: Found entity 1: ATTEMPTS_CONTROLER" {  } { { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pw_insertion_controler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pw_insertion_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PW_INSERTION_CONTROLER-ARCH_PW_INSERTION_CONTROLER " "Info: Found design unit 1: PW_INSERTION_CONTROLER-ARCH_PW_INSERTION_CONTROLER" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PW_INSERTION_CONTROLER " "Info: Found entity 1: PW_INSERTION_CONTROLER" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "danger_controler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file danger_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DANGER_CONTROLER-ARCH_DANGER_CONTROLER " "Info: Found design unit 1: DANGER_CONTROLER-ARCH_DANGER_CONTROLER" {  } { { "DANGER_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/DANGER_CONTROLER.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DANGER_CONTROLER " "Info: Found entity 1: DANGER_CONTROLER" {  } { { "DANGER_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/DANGER_CONTROLER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onoff_controler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onoff_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ONOFF_CONTROLER-ARCH_ONOFF_CONTROLER " "Info: Found design unit 1: ONOFF_CONTROLER-ARCH_ONOFF_CONTROLER" {  } { { "ONOFF_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ONOFF_CONTROLER.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ONOFF_CONTROLER " "Info: Found entity 1: ONOFF_CONTROLER" {  } { { "ONOFF_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ONOFF_CONTROLER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fire_controler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fire_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRE_CONTROLER-ARCH_FIRE_CONTROLER " "Info: Found design unit 1: FIRE_CONTROLER-ARCH_FIRE_CONTROLER" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIRE_CONTROLER " "Info: Found entity 1: FIRE_CONTROLER" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_generator_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_GENERATOR_1HZ-ARCH_CLOCK_GENERATOR_1HZ " "Info: Found design unit 1: CLOCK_GENERATOR_1HZ-ARCH_CLOCK_GENERATOR_1HZ" {  } { { "CLOCK_GENERATOR_1HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_1HZ.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR_1HZ " "Info: Found entity 1: CLOCK_GENERATOR_1HZ" {  } { { "CLOCK_GENERATOR_1HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_1HZ.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsystemtop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarmsystemtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmSystemTop-ARCH_AlarmSystemTop " "Info: Found design unit 1: AlarmSystemTop-ARCH_AlarmSystemTop" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AlarmSystemTop " "Info: Found entity 1: AlarmSystemTop" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator_20hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_generator_20hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_GENERATOR_20HZ-ARCH_CLOCK_GENERATOR_20HZ " "Info: Found design unit 1: CLOCK_GENERATOR_20HZ-ARCH_CLOCK_GENERATOR_20HZ" {  } { { "CLOCK_GENERATOR_20HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_20HZ.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR_20HZ " "Info: Found entity 1: CLOCK_GENERATOR_20HZ" {  } { { "CLOCK_GENERATOR_20HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_20HZ.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlarmSystemTop " "Info: Elaborating entity \"AlarmSystemTop\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR_20HZ CLOCK_GENERATOR_20HZ:c1 " "Info: Elaborating entity \"CLOCK_GENERATOR_20HZ\" for hierarchy \"CLOCK_GENERATOR_20HZ:c1\"" {  } { { "AlarmSystemTop.vhd" "c1" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ADCMAX1111 FPGA_ADCMAX1111:c2 " "Info: Elaborating entity \"FPGA_ADCMAX1111\" for hierarchy \"FPGA_ADCMAX1111:c2\"" {  } { { "AlarmSystemTop.vhd" "c2" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1 " "Info: Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\"" {  } { { "FPGA_ADCMAX1111.vhdl" "clk1" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMP_CONTROLER TEMP_CONTROLER:c3 " "Info: Elaborating entity \"TEMP_CONTROLER\" for hierarchy \"TEMP_CONTROLER:c3\"" {  } { { "AlarmSystemTop.vhd" "c3" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRE_CONTROLER FIRE_CONTROLER:c4 " "Info: Elaborating entity \"FIRE_CONTROLER\" for hierarchy \"FIRE_CONTROLER:c4\"" {  } { { "AlarmSystemTop.vhd" "c4" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR_1HZ CLOCK_GENERATOR_1HZ:c5 " "Info: Elaborating entity \"CLOCK_GENERATOR_1HZ\" for hierarchy \"CLOCK_GENERATOR_1HZ:c5\"" {  } { { "AlarmSystemTop.vhd" "c5" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOOR_SENSOR DOOR_SENSOR:c6 " "Info: Elaborating entity \"DOOR_SENSOR\" for hierarchy \"DOOR_SENSOR:c6\"" {  } { { "AlarmSystemTop.vhd" "c6" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:c7 " "Info: Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:c7\"" {  } { { "AlarmSystemTop.vhd" "c7" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ATTEMPTS_CONTROLER ATTEMPTS_CONTROLER:c8 " "Info: Elaborating entity \"ATTEMPTS_CONTROLER\" for hierarchy \"ATTEMPTS_CONTROLER:c8\"" {  } { { "AlarmSystemTop.vhd" "c8" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PW_INSERTION_CONTROLER PW_INSERTION_CONTROLER:c9 " "Info: Elaborating entity \"PW_INSERTION_CONTROLER\" for hierarchy \"PW_INSERTION_CONTROLER:c9\"" {  } { { "AlarmSystemTop.vhd" "c9" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 330 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dangers PW_INSERTION_CONTROLER.vhd(41) " "Warning (10631): VHDL Process Statement warning at PW_INSERTION_CONTROLER.vhd(41): inferring latch(es) for signal or variable \"dangers\", which holds its previous value in one or more paths through the process" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reseter PW_INSERTION_CONTROLER.vhd(41) " "Warning (10631): VHDL Process Statement warning at PW_INSERTION_CONTROLER.vhd(41): inferring latch(es) for signal or variable \"reseter\", which holds its previous value in one or more paths through the process" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reseter PW_INSERTION_CONTROLER.vhd(41) " "Info (10041): Inferred latch for \"reseter\" at PW_INSERTION_CONTROLER.vhd(41)" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dangers PW_INSERTION_CONTROLER.vhd(41) " "Info (10041): Inferred latch for \"dangers\" at PW_INSERTION_CONTROLER.vhd(41)" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DANGER_CONTROLER DANGER_CONTROLER:c10 " "Info: Elaborating entity \"DANGER_CONTROLER\" for hierarchy \"DANGER_CONTROLER:c10\"" {  } { { "AlarmSystemTop.vhd" "c10" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 341 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONOFF_CONTROLER ONOFF_CONTROLER:c11 " "Info: Elaborating entity \"ONOFF_CONTROLER\" for hierarchy \"ONOFF_CONTROLER:c11\"" {  } { { "AlarmSystemTop.vhd" "c11" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_SHDN VCC " "Warning (13410): Pin \"ADC_SHDN\" is stuck at VCC" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FPGA_ADCMAX1111:c2\|bitsDados\[0\] " "Info: Register \"FPGA_ADCMAX1111:c2\|bitsDados\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FPGA_ADCMAX1111:c2\|bitsLidos\[19\] " "Info: Register \"FPGA_ADCMAX1111:c2\|bitsLidos\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FPGA_ADCMAX1111:c2\|estado.finished " "Info: Register \"FPGA_ADCMAX1111:c2\|estado.finished\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Info: Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Info: Implemented 296 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:47:21 2012 " "Info: Processing ended: Mon Nov 26 16:47:21 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:47:21 2012 " "Info: Processing started: Mon Nov 26 16:47:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "AlarmSystemTop EPM1270F256C5 " "Info: Selected device EPM1270F256C5 for design \"AlarmSystemTop\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256C5 " "Info: Device EPM570F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256I5 " "Info: Device EPM570F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256I5 " "Info: Device EPM1270F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256A5 " "Info: Device EPM1270F256A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C5 " "Info: Device EPM2210F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256I5 " "Info: Device EPM2210F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256A5 " "Info: Device EPM2210F256A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "SysClk Global clock in PIN H5 " "Info: Automatically promoted signal \"SysClk\" to use Global clock in PIN H5" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock Global clock " "Info: Automatically promoted some destinations of signal \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC_CLK " "Info: Destination \"ADC_CLK\" may be non-global or may not use global clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock " "Info: Destination \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\" may be non-global or may not use global clock" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLOCK_GENERATOR_1HZ:c5\|inClock Global clock " "Info: Automatically promoted some destinations of signal \"CLOCK_GENERATOR_1HZ:c5\|inClock\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_GENERATOR_1HZ:c5\|inClock " "Info: Destination \"CLOCK_GENERATOR_1HZ:c5\|inClock\" may be non-global or may not use global clock" {  } { { "CLOCK_GENERATOR_1HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_1HZ.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLOCK_GENERATOR_1HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_1HZ.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "SWITCH_2 Global clock " "Info: Automatically promoted signal \"SWITCH_2\" to use Global clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "SWITCH_2 " "Info: Pin \"SWITCH_2\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SWITCH_2 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_2" } } } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Desktop/Alarm_System/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.166 ns register register " "Info: Estimated most critical path is register to register delay of 7.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|indice\[31\] 1 REG LAB_X14_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y10; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2\|indice\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|indice[31] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.200 ns) 1.759 ns FPGA_ADCMAX1111:c2\|Equal0~7 2 COMB LAB_X15_Y10 1 " "Info: 2: + IC(1.559 ns) + CELL(0.200 ns) = 1.759 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { FPGA_ADCMAX1111:c2|indice[31] FPGA_ADCMAX1111:c2|Equal0~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.200 ns) 3.342 ns FPGA_ADCMAX1111:c2\|Equal0~8 3 COMB LAB_X14_Y10 1 " "Info: 3: + IC(1.383 ns) + CELL(0.200 ns) = 3.342 ns; Loc. = LAB_X14_Y10; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.511 ns) 5.592 ns FPGA_ADCMAX1111:c2\|estado~7 4 COMB LAB_X10_Y10 1 " "Info: 4: + IC(1.739 ns) + CELL(0.511 ns) = 5.592 ns; Loc. = LAB_X10_Y10; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|estado~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.591 ns) 7.166 ns FPGA_ADCMAX1111:c2\|estado.transfering 5 REG LAB_X10_Y10 37 " "Info: 5: + IC(0.983 ns) + CELL(0.591 ns) = 7.166 ns; Loc. = LAB_X10_Y10; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2\|estado.transfering'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 20.96 % ) " "Info: Total cell delay = 1.502 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 79.04 % ) " "Info: Total interconnect delay = 5.664 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { FPGA_ADCMAX1111:c2|indice[31] FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:47:23 2012 " "Info: Processing ended: Mon Nov 26 16:47:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:47:24 2012 " "Info: Processing started: Mon Nov 26 16:47:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:47:24 2012 " "Info: Processing ended: Mon Nov 26 16:47:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:47:25 2012 " "Info: Processing started: Mon Nov 26 16:47:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "PW_INSERTION_CONTROLER:c9\|reseter " "Warning: Node \"PW_INSERTION_CONTROLER:c9\|reseter\" is a latch" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PW_INSERTION_CONTROLER:c9\|dangers " "Warning: Node \"PW_INSERTION_CONTROLER:c9\|dangers\" is a latch" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_1 " "Info: Assuming node \"SWITCH_1\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_4 " "Info: Assuming node \"SWITCH_4\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_3 " "Info: Assuming node \"SWITCH_3\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_2 " "Info: Assuming node \"SWITCH_2\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLOCK_GENERATOR_1HZ:c5\|inClock " "Info: Detected ripple clock \"CLOCK_GENERATOR_1HZ:c5\|inClock\" as buffer" {  } { { "CLOCK_GENERATOR_1HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_1HZ.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_GENERATOR_1HZ:c5\|inClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock " "Info: Detected ripple clock \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\" as buffer" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SysClk register FPGA_ADCMAX1111:c2\|indice\[30\] register FPGA_ADCMAX1111:c2\|estado.transfering -4.822 ns " "Info: Slack time is -4.822 ns for clock \"SysClk\" between source register \"FPGA_ADCMAX1111:c2\|indice\[30\]\" and destination register \"FPGA_ADCMAX1111:c2\|estado.transfering\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "40.57 MHz 24.646 ns " "Info: Fmax is 40.57 MHz (period= 24.646 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.475 ns + Largest register register " "Info: + Largest register to register requirement is 2.475 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.501 ns + " "Info: + Setup relationship between source and destination is 7.501 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 15.001 ns " "Info: + Latch edge is 15.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SysClk 15.001 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SysClk\" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.500 ns " "Info: - Launch edge is 7.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SysClk 15.001 ns 7.500 ns inverted 50 " "Info: Clock period of Source clock \"SysClk\" is 15.001 ns with inverted offset of 7.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.317 ns + Largest " "Info: + Largest clock skew is -4.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"SysClk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|estado.transfering 2 REG LC_X10_Y10_N8 37 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N8; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2\|estado.transfering'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk source 8.136 ns - Longest register " "Info: - Longest clock path from clock \"SysClk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns FPGA_ADCMAX1111:c2\|indice\[30\] 3 REG LC_X14_Y10_N4 3 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X14_Y10_N4; Fanout = 3; REG Node = 'FPGA_ADCMAX1111:c2\|indice\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.297 ns - Longest register register " "Info: - Longest register to register delay is 7.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|indice\[30\] 1 REG LC_X14_Y10_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N4; Fanout = 3; REG Node = 'FPGA_ADCMAX1111:c2\|indice\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.511 ns) 2.318 ns FPGA_ADCMAX1111:c2\|Equal0~7 2 COMB LC_X15_Y10_N2 1 " "Info: 2: + IC(1.807 ns) + CELL(0.511 ns) = 2.318 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { FPGA_ADCMAX1111:c2|indice[30] FPGA_ADCMAX1111:c2|Equal0~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.511 ns) 4.032 ns FPGA_ADCMAX1111:c2\|Equal0~8 3 COMB LC_X14_Y10_N8 1 " "Info: 3: + IC(1.203 ns) + CELL(0.511 ns) = 4.032 ns; Loc. = LC_X14_Y10_N8; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.511 ns) 6.401 ns FPGA_ADCMAX1111:c2\|estado~7 4 COMB LC_X10_Y10_N7 1 " "Info: 4: + IC(1.858 ns) + CELL(0.511 ns) = 6.401 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|estado~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 7.297 ns FPGA_ADCMAX1111:c2\|estado.transfering 5 REG LC_X10_Y10_N8 37 " "Info: 5: + IC(0.305 ns) + CELL(0.591 ns) = 7.297 ns; Loc. = LC_X10_Y10_N8; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2\|estado.transfering'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 29.11 % ) " "Info: Total cell delay = 2.124 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 70.89 % ) " "Info: Total interconnect delay = 5.173 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] {} FPGA_ADCMAX1111:c2|Equal0~7 {} FPGA_ADCMAX1111:c2|Equal0~8 {} FPGA_ADCMAX1111:c2|estado~7 {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 1.807ns 1.203ns 1.858ns 0.305ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] {} FPGA_ADCMAX1111:c2|Equal0~7 {} FPGA_ADCMAX1111:c2|Equal0~8 {} FPGA_ADCMAX1111:c2|estado~7 {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 1.807ns 1.203ns 1.858ns 0.305ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SysClk' 32 " "Warning: Can't achieve timing requirement Clock Setup: 'SysClk' along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SWITCH_1 " "Info: No valid register-to-register data paths exist for clock \"SWITCH_1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SWITCH_4 register register FIRE_CONTROLER:c4\|estado FIRE_CONTROLER:c4\|estado 304.04 MHz Internal " "Info: Clock \"SWITCH_4\" Internal fmax is restricted to 304.04 MHz between source register \"FIRE_CONTROLER:c4\|estado\" and destination register \"FIRE_CONTROLER:c4\|estado\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.485 ns + Longest register register " "Info: + Longest register to register delay is 1.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIRE_CONTROLER:c4\|estado 1 REG LC_X15_Y4_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.591 ns) 1.485 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { FIRE_CONTROLER:c4|estado FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.80 % ) " "Info: Total cell delay = 0.591 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.894 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { FIRE_CONTROLER:c4|estado FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { FIRE_CONTROLER:c4|estado {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.894ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_4 destination 4.129 ns + Shortest register " "Info: + Shortest clock path from clock \"SWITCH_4\" to destination register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_4 1 CLK PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_4 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.918 ns) 4.129 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.65 % ) " "Info: Total cell delay = 2.050 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 50.35 % ) " "Info: Total interconnect delay = 2.079 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_4 source 4.129 ns - Longest register " "Info: - Longest clock path from clock \"SWITCH_4\" to source register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_4 1 CLK PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_4 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.918 ns) 4.129 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.65 % ) " "Info: Total cell delay = 2.050 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 50.35 % ) " "Info: Total interconnect delay = 2.079 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { FIRE_CONTROLER:c4|estado FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { FIRE_CONTROLER:c4|estado {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.894ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { FIRE_CONTROLER:c4|estado {} } {  } {  } "" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SWITCH_3 " "Info: No valid register-to-register data paths exist for clock \"SWITCH_3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SWITCH_2 register register ATTEMPTS_CONTROLER:c8\|attempt\[2\] ATTEMPTS_CONTROLER:c8\|attempt\[2\] 304.04 MHz Internal " "Info: Clock \"SWITCH_2\" Internal fmax is restricted to 304.04 MHz between source register \"ATTEMPTS_CONTROLER:c8\|attempt\[2\]\" and destination register \"ATTEMPTS_CONTROLER:c8\|attempt\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.104 ns + Longest register register " "Info: + Longest register to register delay is 2.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 1 REG LC_X12_Y7_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(1.183 ns) 2.104 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 2 REG LC_X12_Y7_N5 2 " "Info: 2: + IC(0.921 ns) + CELL(1.183 ns) = 2.104 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.23 % ) " "Info: Total cell delay = 1.183 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.921 ns ( 43.77 % ) " "Info: Total interconnect delay = 0.921 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.921ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_2 destination 6.447 ns + Shortest register " "Info: + Shortest clock path from clock \"SWITCH_2\" to destination register is 6.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_2 1 CLK PIN_R14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'SWITCH_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_2 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.397 ns) + CELL(0.918 ns) 6.447 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 2 REG LC_X12_Y7_N5 2 " "Info: 2: + IC(4.397 ns) + CELL(0.918 ns) = 6.447 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.80 % ) " "Info: Total cell delay = 2.050 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 68.20 % ) " "Info: Total interconnect delay = 4.397 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_2 source 6.447 ns - Longest register " "Info: - Longest clock path from clock \"SWITCH_2\" to source register is 6.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_2 1 CLK PIN_R14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'SWITCH_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_2 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.397 ns) + CELL(0.918 ns) 6.447 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 2 REG LC_X12_Y7_N5 2 " "Info: 2: + IC(4.397 ns) + CELL(0.918 ns) = 6.447 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.80 % ) " "Info: Total cell delay = 2.050 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 68.20 % ) " "Info: Total interconnect delay = 4.397 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.921ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { ATTEMPTS_CONTROLER:c8|attempt[2] {} } {  } {  } "" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SysClk register FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock register FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 1.65 ns " "Info: Minimum slack time is 1.65 ns for clock \"SysClk\" between source register \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\" and destination register \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.495 ns + Shortest register register " "Info: + Shortest register to register delay is 1.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 1 REG LC_X12_Y3_N9 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.591 ns) 1.495 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(0.904 ns) + CELL(0.591 ns) = 1.495 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.53 % ) " "Info: Total cell delay = 0.591 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 60.47 % ) " "Info: Total interconnect delay = 0.904 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.904ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SysClk 15.001 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SysClk\" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SysClk 15.001 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SysClk\" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"SysClk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"SysClk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.904ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FIRE_CONTROLER:c4\|estado pw\[2\] SWITCH_4 8.251 ns register " "Info: tsu for register \"FIRE_CONTROLER:c4\|estado\" (data pin = \"pw\[2\]\", clock pin = \"SWITCH_4\") is 8.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.047 ns + Longest pin register " "Info: + Longest pin to register delay is 12.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pw\[2\] 1 PIN PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_J3; Fanout = 1; PIN Node = 'pw\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pw[2] } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.295 ns) + CELL(0.511 ns) 5.938 ns ATTEMPTS_CONTROLER:c8\|Equal0~0 2 COMB LC_X1_Y5_N2 4 " "Info: 2: + IC(4.295 ns) + CELL(0.511 ns) = 5.938 ns; Loc. = LC_X1_Y5_N2; Fanout = 4; COMB Node = 'ATTEMPTS_CONTROLER:c8\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.806 ns" { pw[2] ATTEMPTS_CONTROLER:c8|Equal0~0 } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.926 ns) + CELL(1.183 ns) 12.047 ns FIRE_CONTROLER:c4\|estado 3 REG LC_X15_Y4_N2 2 " "Info: 3: + IC(4.926 ns) + CELL(1.183 ns) = 12.047 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { ATTEMPTS_CONTROLER:c8|Equal0~0 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.826 ns ( 23.46 % ) " "Info: Total cell delay = 2.826 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.221 ns ( 76.54 % ) " "Info: Total interconnect delay = 9.221 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.047 ns" { pw[2] ATTEMPTS_CONTROLER:c8|Equal0~0 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.047 ns" { pw[2] {} pw[2]~combout {} ATTEMPTS_CONTROLER:c8|Equal0~0 {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 4.295ns 4.926ns } { 0.000ns 1.132ns 0.511ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_4 destination 4.129 ns - Shortest register " "Info: - Shortest clock path from clock \"SWITCH_4\" to destination register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_4 1 CLK PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_4 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.918 ns) 4.129 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.65 % ) " "Info: Total cell delay = 2.050 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 50.35 % ) " "Info: Total interconnect delay = 2.079 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.047 ns" { pw[2] ATTEMPTS_CONTROLER:c8|Equal0~0 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.047 ns" { pw[2] {} pw[2]~combout {} ATTEMPTS_CONTROLER:c8|Equal0~0 {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 4.295ns 4.926ns } { 0.000ns 1.132ns 0.511ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SysClk LED_3 FPGA_ADCMAX1111:c2\|bitsDados\[4\] 14.573 ns register " "Info: tco from clock \"SysClk\" to destination pin \"LED_3\" through register \"FPGA_ADCMAX1111:c2\|bitsDados\[4\]\" is 14.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"SysClk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|bitsDados\[4\] 2 REG LC_X11_Y9_N8 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:c2\|bitsDados\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|bitsDados[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.378 ns + Longest register pin " "Info: + Longest register to pin delay is 10.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|bitsDados\[4\] 1 REG LC_X11_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:c2\|bitsDados\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.511 ns) 1.888 ns FIRE_CONTROLER:c4\|FireOut~0 2 COMB LC_X12_Y9_N7 1 " "Info: 2: + IC(1.377 ns) + CELL(0.511 ns) = 1.888 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'FIRE_CONTROLER:c4\|FireOut~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] FIRE_CONTROLER:c4|FireOut~0 } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.914 ns) 4.697 ns FIRE_CONTROLER:c4\|FireOut~2 3 COMB LC_X12_Y8_N9 1 " "Info: 3: + IC(1.895 ns) + CELL(0.914 ns) = 4.697 ns; Loc. = LC_X12_Y8_N9; Fanout = 1; COMB Node = 'FIRE_CONTROLER:c4\|FireOut~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { FIRE_CONTROLER:c4|FireOut~0 FIRE_CONTROLER:c4|FireOut~2 } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(2.322 ns) 10.378 ns LED_3 4 PIN PIN_P13 0 " "Info: 4: + IC(3.359 ns) + CELL(2.322 ns) = 10.378 ns; Loc. = PIN_P13; Fanout = 0; PIN Node = 'LED_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { FIRE_CONTROLER:c4|FireOut~2 LED_3 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 36.11 % ) " "Info: Total cell delay = 3.747 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.631 ns ( 63.89 % ) " "Info: Total interconnect delay = 6.631 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] FIRE_CONTROLER:c4|FireOut~0 FIRE_CONTROLER:c4|FireOut~2 LED_3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] {} FIRE_CONTROLER:c4|FireOut~0 {} FIRE_CONTROLER:c4|FireOut~2 {} LED_3 {} } { 0.000ns 1.377ns 1.895ns 3.359ns } { 0.000ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|bitsDados[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] FIRE_CONTROLER:c4|FireOut~0 FIRE_CONTROLER:c4|FireOut~2 LED_3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] {} FIRE_CONTROLER:c4|FireOut~0 {} FIRE_CONTROLER:c4|FireOut~2 {} LED_3 {} } { 0.000ns 1.377ns 1.895ns 3.359ns } { 0.000ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FPGA_ADCMAX1111:c2\|bitsLidos\[18\] ADC_DOUT SysClk 2.497 ns register " "Info: th for register \"FPGA_ADCMAX1111:c2\|bitsLidos\[18\]\" (data pin = \"ADC_DOUT\", clock pin = \"SysClk\") is 2.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"SysClk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns FPGA_ADCMAX1111:c2\|bitsLidos\[18\] 3 REG LC_X12_Y9_N4 2 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X12_Y9_N4; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2\|bitsLidos\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.860 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DOUT 1 PIN PIN_A11 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A11; Fanout = 7; PIN Node = 'ADC_DOUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DOUT } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.137 ns) + CELL(0.591 ns) 5.860 ns FPGA_ADCMAX1111:c2\|bitsLidos\[18\] 2 REG LC_X12_Y9_N4 2 " "Info: 2: + IC(4.137 ns) + CELL(0.591 ns) = 5.860 ns; Loc. = LC_X12_Y9_N4; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2\|bitsLidos\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { ADC_DOUT FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.40 % ) " "Info: Total cell delay = 1.723 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 70.60 % ) " "Info: Total interconnect delay = 4.137 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { ADC_DOUT FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { ADC_DOUT {} ADC_DOUT~combout {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 4.137ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { ADC_DOUT FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { ADC_DOUT {} ADC_DOUT~combout {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 4.137ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:47:26 2012 " "Info: Processing ended: Mon Nov 26 16:47:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
