Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed May 15 13:08:54 2024
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xcau15p-ffvb676-2-i
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 35020 |     0 |          0 |     77760 | 45.04 |
|   LUT as Logic             | 30567 |     0 |          0 |     77760 | 39.31 |
|   LUT as Memory            |  4453 |     0 |          0 |     40320 | 11.04 |
|     LUT as Distributed RAM |  4346 |     0 |            |           |       |
|     LUT as Shift Register  |   107 |     0 |            |           |       |
| CLB Registers              | 43485 |     0 |          0 |    155520 | 27.96 |
|   Register as Flip Flop    | 43485 |     0 |          0 |    155520 | 27.96 |
|   Register as Latch        |     0 |     0 |          0 |    155520 |  0.00 |
| CARRY8                     |   888 |     0 |          0 |      9720 |  9.14 |
| F7 Muxes                   |   691 |     0 |          0 |     38880 |  1.78 |
| F8 Muxes                   |    89 |     0 |          0 |     19440 |  0.46 |
| F9 Muxes                   |     0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 137   |          Yes |           - |          Set |
| 345   |          Yes |           - |        Reset |
| 656   |          Yes |         Set |            - |
| 42347 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  7357 |     0 |          0 |      9720 | 75.69 |
|   CLBL                                     |  3498 |     0 |            |           |       |
|   CLBM                                     |  3859 |     0 |            |           |       |
| LUT as Logic                               | 30567 |     0 |          0 |     77760 | 39.31 |
|   using O5 output only                     |   735 |       |            |           |       |
|   using O6 output only                     | 20443 |       |            |           |       |
|   using O5 and O6                          |  9389 |       |            |           |       |
| LUT as Memory                              |  4453 |     0 |          0 |     40320 | 11.04 |
|   LUT as Distributed RAM                   |  4346 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    54 |       |            |           |       |
|     using O5 and O6                        |  4292 |       |            |           |       |
|   LUT as Shift Register                    |   107 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   107 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 43485 |     0 |          0 |    155520 | 27.96 |
|   Register driven from within the CLB      | 27455 |       |            |           |       |
|   Register driven from outside the CLB     | 16030 |       |            |           |       |
|     LUT in front of the register is unused | 10964 |       |            |           |       |
|     LUT in front of the register is used   |  5066 |       |            |           |       |
| Unique Control Sets                        |  2258 |       |          0 |     19440 | 11.62 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   52 |     0 |          0 |       144 | 36.11 |
|   RAMB36/FIFO*    |   52 |     0 |          0 |       144 | 36.11 |
|     RAMB36E2 only |   52 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       228 |  2.19 |
| HPIOB_M          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        36 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        36 |  0.00 |
| HPIOB_SNGL       |    3 |     3 |          0 |        12 | 25.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |          0 |       192 |  5.21 |
|   BUFGCE             |    1 |     0 |          0 |        84 |  1.19 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT            |    9 |     0 |          0 |        72 | 12.50 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    4 |     4 |          0 |        12 |  33.33 |
| GTHE4_COMMON    |    1 |     0 |          0 |         3 |  33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |   0.00 |
| PCIE4CE4        |    1 |     1 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 42347 |            Register |
| LUT3          | 11529 |                 CLB |
| LUT6          | 11311 |                 CLB |
| RAMD32        |  7546 |                 CLB |
| LUT5          |  6737 |                 CLB |
| LUT4          |  6232 |                 CLB |
| LUT2          |  3395 |                 CLB |
| RAMS32        |  1092 |                 CLB |
| CARRY8        |   888 |                 CLB |
| LUT1          |   752 |                 CLB |
| MUXF7         |   691 |                 CLB |
| FDSE          |   656 |            Register |
| FDCE          |   345 |            Register |
| FDPE          |   137 |            Register |
| SRL16E        |    89 |                 CLB |
| MUXF8         |    89 |                 CLB |
| RAMB36E2      |    52 |            BLOCKRAM |
| SRLC32E       |    18 |                 CLB |
| BUFG_GT       |     9 |               Clock |
| BUFG_GT_SYNC  |     5 |               Clock |
| GTHE4_CHANNEL |     4 |            Advanced |
| OBUF          |     2 |                 I/O |
| IBUFCTRL      |     2 |              Others |
| PCIE4CE4      |     1 |            Advanced |
| INBUF         |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BUFGCE        |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


