Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Jul 15 18:51:09 2019
| Host             : LAPTOP-2NQHN173 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 51.212 (Junction temp exceeded!) |
| Dynamic (W)              | 50.726                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    11.806 |     4924 |       --- |             --- |
|   LUT as Logic           |     6.062 |     1425 |     20800 |            6.85 |
|   LUT as Distributed RAM |     4.754 |     1024 |      9600 |           10.67 |
|   F7/F8 Muxes            |     0.785 |     1073 |     32600 |            3.29 |
|   Register               |     0.130 |     1302 |     41600 |            3.13 |
|   CARRY4                 |     0.046 |       17 |      8150 |            0.21 |
|   BUFG                   |     0.029 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       21 |       --- |             --- |
| Signals                  |    12.811 |     2634 |       --- |             --- |
| I/O                      |    26.109 |       50 |       106 |           47.17 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    51.212 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    25.046 |      24.705 |      0.341 |
| Vccaux    |       1.800 |     1.007 |       0.954 |      0.053 |
| Vcco33    |       3.300 |     7.366 |       7.365 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |    50.726 |
|   a                         |     0.493 |
|   dut                       |    16.108 |
|     cont                    |     0.898 |
|     dp                      |    15.210 |
|       adrmux                |     2.564 |
|       alunit                |     0.017 |
|       areg                  |     0.206 |
|       ir                    |     4.974 |
|       mdr                   |     0.141 |
|       pcmux                 |     0.151 |
|       pcreg                 |     0.085 |
|       regmux                |     0.017 |
|       res                   |     0.014 |
|       rf                    |     4.904 |
|       src1mux               |     0.508 |
|       src2mux               |     0.095 |
|       wdmux                 |     0.310 |
|       wrd                   |     1.207 |
|       zd                    |     0.018 |
|   exmem                     |     7.302 |
|     RAM_reg_0_255_0_0       |     0.033 |
|     RAM_reg_0_255_10_10     |     0.035 |
|     RAM_reg_0_255_11_11     |     0.033 |
|     RAM_reg_0_255_12_12     |     0.027 |
|     RAM_reg_0_255_13_13     |     0.021 |
|     RAM_reg_0_255_14_14     |     0.024 |
|     RAM_reg_0_255_15_15     |     0.027 |
|     RAM_reg_0_255_16_16     |     0.025 |
|     RAM_reg_0_255_17_17     |     0.024 |
|     RAM_reg_0_255_18_18     |     0.031 |
|     RAM_reg_0_255_19_19     |     0.025 |
|     RAM_reg_0_255_1_1       |     0.038 |
|     RAM_reg_0_255_20_20     |     0.025 |
|     RAM_reg_0_255_21_21     |     0.036 |
|     RAM_reg_0_255_22_22     |     0.003 |
|     RAM_reg_0_255_23_23     |     0.023 |
|     RAM_reg_0_255_24_24     |     0.021 |
|     RAM_reg_0_255_25_25     |     0.025 |
|     RAM_reg_0_255_26_26     |     0.020 |
|     RAM_reg_0_255_27_27     |     0.024 |
|     RAM_reg_0_255_28_28     |     0.003 |
|     RAM_reg_0_255_29_29     |     0.027 |
|     RAM_reg_0_255_2_2       |     0.037 |
|     RAM_reg_0_255_30_30     |     0.029 |
|     RAM_reg_0_255_31_31     |     0.028 |
|     RAM_reg_0_255_3_3       |     0.035 |
|     RAM_reg_0_255_4_4       |     0.027 |
|     RAM_reg_0_255_5_5       |     0.005 |
|     RAM_reg_0_255_6_6       |     0.005 |
|     RAM_reg_0_255_7_7       |     0.005 |
|     RAM_reg_0_255_8_8       |     0.027 |
|     RAM_reg_0_255_9_9       |     0.025 |
|     RAM_reg_1024_1279_0_0   |     0.033 |
|     RAM_reg_1024_1279_10_10 |     0.032 |
|     RAM_reg_1024_1279_11_11 |     0.032 |
|     RAM_reg_1024_1279_12_12 |     0.027 |
|     RAM_reg_1024_1279_13_13 |     0.023 |
|     RAM_reg_1024_1279_14_14 |     0.023 |
|     RAM_reg_1024_1279_15_15 |     0.027 |
|     RAM_reg_1024_1279_16_16 |     0.026 |
|     RAM_reg_1024_1279_17_17 |     0.021 |
|     RAM_reg_1024_1279_18_18 |     0.029 |
|     RAM_reg_1024_1279_19_19 |     0.024 |
|     RAM_reg_1024_1279_1_1   |     0.038 |
|     RAM_reg_1024_1279_20_20 |     0.024 |
|     RAM_reg_1024_1279_21_21 |     0.033 |
|     RAM_reg_1024_1279_22_22 |     0.003 |
|     RAM_reg_1024_1279_23_23 |     0.023 |
|     RAM_reg_1024_1279_24_24 |     0.022 |
|     RAM_reg_1024_1279_25_25 |     0.022 |
|     RAM_reg_1024_1279_26_26 |     0.023 |
|     RAM_reg_1024_1279_27_27 |     0.023 |
|     RAM_reg_1024_1279_28_28 |     0.003 |
|     RAM_reg_1024_1279_29_29 |     0.029 |
|     RAM_reg_1024_1279_2_2   |     0.038 |
|     RAM_reg_1024_1279_30_30 |     0.028 |
|     RAM_reg_1024_1279_31_31 |     0.030 |
|     RAM_reg_1024_1279_3_3   |     0.036 |
|     RAM_reg_1024_1279_4_4   |     0.028 |
|     RAM_reg_1024_1279_5_5   |     0.005 |
|     RAM_reg_1024_1279_6_6   |     0.006 |
|     RAM_reg_1024_1279_7_7   |     0.006 |
|     RAM_reg_1024_1279_8_8   |     0.026 |
|     RAM_reg_1024_1279_9_9   |     0.025 |
|     RAM_reg_1280_1535_0_0   |     0.034 |
|     RAM_reg_1280_1535_10_10 |     0.035 |
|     RAM_reg_1280_1535_11_11 |     0.034 |
|     RAM_reg_1280_1535_12_12 |     0.026 |
|     RAM_reg_1280_1535_13_13 |     0.021 |
|     RAM_reg_1280_1535_14_14 |     0.021 |
|     RAM_reg_1280_1535_15_15 |     0.027 |
|     RAM_reg_1280_1535_16_16 |     0.028 |
|     RAM_reg_1280_1535_17_17 |     0.023 |
|     RAM_reg_1280_1535_18_18 |     0.027 |
|     RAM_reg_1280_1535_19_19 |     0.023 |
|     RAM_reg_1280_1535_1_1   |     0.034 |
|     RAM_reg_1280_1535_20_20 |     0.024 |
|     RAM_reg_1280_1535_21_21 |     0.036 |
|     RAM_reg_1280_1535_22_22 |     0.003 |
|     RAM_reg_1280_1535_23_23 |     0.023 |
|     RAM_reg_1280_1535_24_24 |     0.022 |
|     RAM_reg_1280_1535_25_25 |     0.024 |
|     RAM_reg_1280_1535_26_26 |     0.020 |
|     RAM_reg_1280_1535_27_27 |     0.022 |
|     RAM_reg_1280_1535_28_28 |     0.003 |
|     RAM_reg_1280_1535_29_29 |     0.028 |
|     RAM_reg_1280_1535_2_2   |     0.038 |
|     RAM_reg_1280_1535_30_30 |     0.027 |
|     RAM_reg_1280_1535_31_31 |     0.028 |
|     RAM_reg_1280_1535_3_3   |     0.037 |
|     RAM_reg_1280_1535_4_4   |     0.026 |
|     RAM_reg_1280_1535_5_5   |     0.005 |
|     RAM_reg_1280_1535_6_6   |     0.005 |
|     RAM_reg_1280_1535_7_7   |     0.006 |
|     RAM_reg_1280_1535_8_8   |     0.028 |
|     RAM_reg_1280_1535_9_9   |     0.026 |
|     RAM_reg_1536_1791_0_0   |     0.034 |
|     RAM_reg_1536_1791_10_10 |     0.033 |
|     RAM_reg_1536_1791_11_11 |     0.035 |
|     RAM_reg_1536_1791_12_12 |     0.028 |
|     RAM_reg_1536_1791_13_13 |     0.023 |
|     RAM_reg_1536_1791_14_14 |     0.022 |
|     RAM_reg_1536_1791_15_15 |     0.026 |
|     RAM_reg_1536_1791_16_16 |     0.026 |
|     RAM_reg_1536_1791_17_17 |     0.023 |
|     RAM_reg_1536_1791_18_18 |     0.026 |
|     RAM_reg_1536_1791_19_19 |     0.026 |
|     RAM_reg_1536_1791_1_1   |     0.035 |
|     RAM_reg_1536_1791_20_20 |     0.027 |
|     RAM_reg_1536_1791_21_21 |     0.038 |
|     RAM_reg_1536_1791_22_22 |     0.003 |
|     RAM_reg_1536_1791_23_23 |     0.023 |
|     RAM_reg_1536_1791_24_24 |     0.022 |
|     RAM_reg_1536_1791_25_25 |     0.026 |
|     RAM_reg_1536_1791_26_26 |     0.023 |
|     RAM_reg_1536_1791_27_27 |     0.025 |
|     RAM_reg_1536_1791_28_28 |     0.003 |
|     RAM_reg_1536_1791_29_29 |     0.027 |
|     RAM_reg_1536_1791_2_2   |     0.037 |
|     RAM_reg_1536_1791_30_30 |     0.028 |
|     RAM_reg_1536_1791_31_31 |     0.030 |
|     RAM_reg_1536_1791_3_3   |     0.039 |
|     RAM_reg_1536_1791_4_4   |     0.028 |
|     RAM_reg_1536_1791_5_5   |     0.005 |
|     RAM_reg_1536_1791_6_6   |     0.006 |
|     RAM_reg_1536_1791_7_7   |     0.006 |
|     RAM_reg_1536_1791_8_8   |     0.028 |
|     RAM_reg_1536_1791_9_9   |     0.026 |
|     RAM_reg_1792_2047_0_0   |     0.032 |
|     RAM_reg_1792_2047_10_10 |     0.035 |
|     RAM_reg_1792_2047_11_11 |     0.036 |
|     RAM_reg_1792_2047_12_12 |     0.027 |
|     RAM_reg_1792_2047_13_13 |     0.021 |
|     RAM_reg_1792_2047_14_14 |     0.024 |
|     RAM_reg_1792_2047_15_15 |     0.029 |
|     RAM_reg_1792_2047_16_16 |     0.025 |
|     RAM_reg_1792_2047_17_17 |     0.022 |
|     RAM_reg_1792_2047_18_18 |     0.027 |
|     RAM_reg_1792_2047_19_19 |     0.023 |
|     RAM_reg_1792_2047_1_1   |     0.036 |
|     RAM_reg_1792_2047_20_20 |     0.024 |
|     RAM_reg_1792_2047_21_21 |     0.038 |
|     RAM_reg_1792_2047_22_22 |     0.003 |
|     RAM_reg_1792_2047_23_23 |     0.025 |
|     RAM_reg_1792_2047_24_24 |     0.023 |
|     RAM_reg_1792_2047_25_25 |     0.024 |
|     RAM_reg_1792_2047_26_26 |     0.021 |
|     RAM_reg_1792_2047_27_27 |     0.026 |
|     RAM_reg_1792_2047_28_28 |     0.003 |
|     RAM_reg_1792_2047_29_29 |     0.032 |
|     RAM_reg_1792_2047_2_2   |     0.037 |
|     RAM_reg_1792_2047_30_30 |     0.028 |
|     RAM_reg_1792_2047_31_31 |     0.028 |
|     RAM_reg_1792_2047_3_3   |     0.038 |
|     RAM_reg_1792_2047_4_4   |     0.028 |
|     RAM_reg_1792_2047_5_5   |     0.005 |
|     RAM_reg_1792_2047_6_6   |     0.006 |
|     RAM_reg_1792_2047_7_7   |     0.005 |
|     RAM_reg_1792_2047_8_8   |     0.030 |
|     RAM_reg_1792_2047_9_9   |     0.025 |
|     RAM_reg_256_511_0_0     |     0.033 |
|     RAM_reg_256_511_10_10   |     0.035 |
|     RAM_reg_256_511_11_11   |     0.033 |
|     RAM_reg_256_511_12_12   |     0.027 |
|     RAM_reg_256_511_13_13   |     0.024 |
|     RAM_reg_256_511_14_14   |     0.023 |
|     RAM_reg_256_511_15_15   |     0.029 |
|     RAM_reg_256_511_16_16   |     0.025 |
|     RAM_reg_256_511_17_17   |     0.022 |
|     RAM_reg_256_511_18_18   |     0.028 |
|     RAM_reg_256_511_19_19   |     0.023 |
|     RAM_reg_256_511_1_1     |     0.034 |
|     RAM_reg_256_511_20_20   |     0.025 |
|     RAM_reg_256_511_21_21   |     0.035 |
|     RAM_reg_256_511_22_22   |     0.003 |
|     RAM_reg_256_511_23_23   |     0.022 |
|     RAM_reg_256_511_24_24   |     0.023 |
|     RAM_reg_256_511_25_25   |     0.023 |
|     RAM_reg_256_511_26_26   |     0.021 |
|     RAM_reg_256_511_27_27   |     0.025 |
|     RAM_reg_256_511_28_28   |     0.004 |
|     RAM_reg_256_511_29_29   |     0.028 |
|     RAM_reg_256_511_2_2     |     0.037 |
|     RAM_reg_256_511_30_30   |     0.030 |
|     RAM_reg_256_511_31_31   |     0.029 |
|     RAM_reg_256_511_3_3     |     0.034 |
|     RAM_reg_256_511_4_4     |     0.028 |
|     RAM_reg_256_511_5_5     |     0.006 |
|     RAM_reg_256_511_6_6     |     0.005 |
|     RAM_reg_256_511_7_7     |     0.006 |
|     RAM_reg_256_511_8_8     |     0.029 |
|     RAM_reg_256_511_9_9     |     0.026 |
|     RAM_reg_512_767_0_0     |     0.035 |
|     RAM_reg_512_767_10_10   |     0.033 |
|     RAM_reg_512_767_11_11   |     0.033 |
|     RAM_reg_512_767_12_12   |     0.030 |
|     RAM_reg_512_767_13_13   |     0.022 |
|     RAM_reg_512_767_14_14   |     0.024 |
|     RAM_reg_512_767_15_15   |     0.027 |
|     RAM_reg_512_767_16_16   |     0.025 |
|     RAM_reg_512_767_17_17   |     0.023 |
|     RAM_reg_512_767_18_18   |     0.027 |
|     RAM_reg_512_767_19_19   |     0.027 |
|     RAM_reg_512_767_1_1     |     0.034 |
|     RAM_reg_512_767_20_20   |     0.027 |
|     RAM_reg_512_767_21_21   |     0.036 |
|     RAM_reg_512_767_22_22   |     0.003 |
|     RAM_reg_512_767_23_23   |     0.022 |
|     RAM_reg_512_767_24_24   |     0.022 |
|     RAM_reg_512_767_25_25   |     0.022 |
|     RAM_reg_512_767_26_26   |     0.022 |
|     RAM_reg_512_767_27_27   |     0.023 |
|     RAM_reg_512_767_28_28   |     0.003 |
|     RAM_reg_512_767_29_29   |     0.029 |
|     RAM_reg_512_767_2_2     |     0.035 |
|     RAM_reg_512_767_30_30   |     0.028 |
|     RAM_reg_512_767_31_31   |     0.028 |
|     RAM_reg_512_767_3_3     |     0.037 |
|     RAM_reg_512_767_4_4     |     0.028 |
|     RAM_reg_512_767_5_5     |     0.006 |
|     RAM_reg_512_767_6_6     |     0.006 |
|     RAM_reg_512_767_7_7     |     0.006 |
|     RAM_reg_512_767_8_8     |     0.029 |
|     RAM_reg_512_767_9_9     |     0.026 |
|     RAM_reg_768_1023_0_0    |     0.037 |
|     RAM_reg_768_1023_10_10  |     0.036 |
|     RAM_reg_768_1023_11_11  |     0.034 |
|     RAM_reg_768_1023_12_12  |     0.027 |
|     RAM_reg_768_1023_13_13  |     0.023 |
|     RAM_reg_768_1023_14_14  |     0.022 |
|     RAM_reg_768_1023_15_15  |     0.030 |
|     RAM_reg_768_1023_16_16  |     0.025 |
|     RAM_reg_768_1023_17_17  |     0.022 |
|     RAM_reg_768_1023_18_18  |     0.028 |
|     RAM_reg_768_1023_19_19  |     0.024 |
|     RAM_reg_768_1023_1_1    |     0.035 |
|     RAM_reg_768_1023_20_20  |     0.026 |
|     RAM_reg_768_1023_21_21  |     0.037 |
|     RAM_reg_768_1023_22_22  |     0.003 |
|     RAM_reg_768_1023_23_23  |     0.026 |
|     RAM_reg_768_1023_24_24  |     0.022 |
|     RAM_reg_768_1023_25_25  |     0.023 |
|     RAM_reg_768_1023_26_26  |     0.021 |
|     RAM_reg_768_1023_27_27  |     0.025 |
|     RAM_reg_768_1023_28_28  |     0.003 |
|     RAM_reg_768_1023_29_29  |     0.031 |
|     RAM_reg_768_1023_2_2    |     0.037 |
|     RAM_reg_768_1023_30_30  |     0.028 |
|     RAM_reg_768_1023_31_31  |     0.030 |
|     RAM_reg_768_1023_3_3    |     0.037 |
|     RAM_reg_768_1023_4_4    |     0.026 |
|     RAM_reg_768_1023_5_5    |     0.006 |
|     RAM_reg_768_1023_6_6    |     0.006 |
|     RAM_reg_768_1023_7_7    |     0.006 |
|     RAM_reg_768_1023_8_8    |     0.028 |
|     RAM_reg_768_1023_9_9    |     0.026 |
+-----------------------------+-----------+


