--somador de 1 bit(base para todas as operações obrigatórias)

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FA is
	Port ( x : in STD_LOGIC;
		  y : in STD_LOGIC;
		  ci : in STD_LOGIC;
		  z : out STD_LOGIC;
		  co : out STD_LOGIC);
end FA;

architecture Behavioral of FA is

begin
	z <= (x xor y) xor ci;
	co <= ((x xor y) and ci) or (x and y);
end Behavioral;
