Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/michal/LCD_HD4470/lcd.vhd" in Library work.
Entity <lcd> compiled.
Entity <lcd> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lcd> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lcd> in library <work> (Architecture <Behavioral>).
Entity <lcd> analyzed. Unit <lcd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd>.
    Related source file is "/home/michal/LCD_HD4470/lcd.vhd".
WARNING:Xst:1306 - Output <rdone> is never assigned.
    Found 24x10-bit ROM for signal <RS$rom0000> created at line 192.
    Found finite state machine <FSM_0> for signal <stCurW>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | OneUSClk                  (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <stCur>.
    Using one-hot encoding for signal <stNext>.
    Found 6-bit up counter for signal <clkCount>.
    Found 17-bit up counter for signal <count>.
    Found 5-bit up counter for signal <lcd_cmd_ptr>.
    Found 10-bit register for signal <stCur>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <lcd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 24x10-bit ROM                                         : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 1
 10-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <stCurW/FSM> on signal <stCurW[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 strw     | 10
 stenable | 01
 stidle   | 00
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 24x10-bit ROM                                         : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd.ngr
Top Level Output File Name         : lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 126
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 16
#      LUT2                        : 7
#      LUT2_D                      : 1
#      LUT3                        : 12
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 35
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXCY                       : 16
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 40
#      FD                          : 5
#      FDR                         : 25
#      FDRE                        : 5
#      FDRSE                       : 4
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       44  out of   4656     0%  
 Number of Slice Flip Flops:             40  out of   9312     0%  
 Number of 4 input LUTs:                 83  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkCount_51                        | BUFG                   | 34    |
CLK                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.056ns (Maximum Frequency: 124.131MHz)
   Minimum input arrival time before clock: 3.090ns
   Maximum output required time after clock: 7.508ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkCount_51'
  Clock period: 8.056ns (frequency: 124.131MHz)
  Total number of paths / destination ports: 2290 / 65
-------------------------------------------------------------------------
Delay:               8.056ns (Levels of Logic = 5)
  Source:            count_13 (FF)
  Destination:       lcd_cmd_ptr_0 (FF)
  Source Clock:      clkCount_51 rising
  Destination Clock: clkCount_51 rising

  Data Path: count_13 to lcd_cmd_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  count_13 (count_13)
     LUT3:I0->O            1   0.704   0.499  delayOK_or0000169 (delayOK_or0000169)
     LUT3:I1->O            5   0.704   0.637  delayOK_or0000183_SW0 (N22)
     LUT4:I3->O            1   0.704   0.455  delayOK_or0000193_SW0_F (N39)
     LUT3_L:I2->LO         1   0.704   0.104  delayOK_or0000193_SW01 (N24)
     LUT4:I3->O            5   0.704   0.633  lcd_cmd_ptr_and000047 (lcd_cmd_ptr_and0000)
     FDRE:R                    0.911          lcd_cmd_ptr_0
    ----------------------------------------
    Total                      8.056ns (5.022ns logic, 3.034ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.539ns (frequency: 282.566MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               3.539ns (Levels of Logic = 2)
  Source:            clkCount_2 (FF)
  Destination:       clkCount_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clkCount_2 to clkCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  clkCount_2 (clkCount_2)
     LUT3:I0->O            2   0.704   0.526  Result<3>11 (Result<3>_bdd0)
     LUT3:I1->O            1   0.704   0.000  Result<4>1 (Result<4>)
     FD:D                      0.308          clkCount_4
    ----------------------------------------
    Total                      3.539ns (2.307ns logic, 1.232ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkCount_51'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.090ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       stCurW_FSM_FFd1 (FF)
  Destination Clock: clkCount_51 rising

  Data Path: rst to stCurW_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   0.961  rst_IBUF (rst_IBUF)
     FDR:R                     0.911          stCurW_FSM_FFd1
    ----------------------------------------
    Total                      3.090ns (2.129ns logic, 0.961ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkCount_51'
  Total number of paths / destination ports: 73 / 11
-------------------------------------------------------------------------
Offset:              7.508ns (Levels of Logic = 3)
  Source:            lcd_cmd_ptr_0 (FF)
  Destination:       RS (PAD)
  Source Clock:      clkCount_51 rising

  Data Path: lcd_cmd_ptr_0 to RS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.591   1.226  lcd_cmd_ptr_0 (lcd_cmd_ptr_0)
     LUT3_D:I0->O          4   0.704   0.591  Mrom_RS_rom0000511 (N2)
     LUT4:I3->O            1   0.704   0.420  Mrom_RS_rom000091 (RS_OBUF)
     OBUF:I->O                 3.272          RS_OBUF (RS)
    ----------------------------------------
    Total                      7.508ns (5.271ns logic, 2.237ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.64 secs
 
--> 


Total memory usage is 515068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

