# CANbtl

CAN Bit time logic implementation in Verilog HDL

This repository is for the CAN Bit time logic implemented in Verilog HDL for the Automotive Networks course ate CIn-UFPE 2017.1
