verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../VNAMI_MAIN.gen/sources_1/bd/VNAMI_BLOCK_DESIGN/ipshared/ec67/hdl" --include "../../../../VNAMI_MAIN.gen/sources_1/bd/VNAMI_BLOCK_DESIGN/ipshared/6b2b/hdl" \
"../../../bd/VNAMI_BLOCK_DESIGN/ip/VNAMI_BLOCK_DESIGN_processing_system7_1_0/sim/VNAMI_BLOCK_DESIGN_processing_system7_1_0.v" \
"../../../bd/VNAMI_BLOCK_DESIGN/ip/VNAMI_BLOCK_DESIGN_axi_clock_converter_0_0/sim/VNAMI_BLOCK_DESIGN_axi_clock_converter_0_0.v" \
"../../../bd/VNAMI_BLOCK_DESIGN/ip/VNAMI_BLOCK_DESIGN_auto_pc_0_1/sim/VNAMI_BLOCK_DESIGN_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
