#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov  7 20:28:12 2020
# Process ID: 16320
# Current directory: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.runs/accelerator_xor_accelerator_xor_0_0_synth_1
# Command line: vivado -log accelerator_xor_accelerator_xor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator_xor_accelerator_xor_0_0.tcl
# Log file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.runs/accelerator_xor_accelerator_xor_0_0_synth_1/accelerator_xor_accelerator_xor_0_0.vds
# Journal file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.runs/accelerator_xor_accelerator_xor_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source accelerator_xor_accelerator_xor_0_0.tcl -notrace
Command: synth_design -top accelerator_xor_accelerator_xor_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16342 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.090 ; gain = 80.828 ; free physical = 14416 ; free virtual = 51838
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accelerator_xor_accelerator_xor_0_0' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ip/accelerator_xor_accelerator_xor_0_0/synth/accelerator_xor_accelerator_xor_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'accelerator_xor_v1_0' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accelerator_xor_v1_0_S00_AXI' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0_S00_AXI.v:395]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0_S00_AXI.v:225]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0_S00_AXI.v:226]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_xor_v1_0_S00_AXI' (1#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_xor_v1_0' (2#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ipshared/d006/hdl/accelerator_xor_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_xor_accelerator_xor_0_0' (3#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ip/accelerator_xor_accelerator_xor_0_0/synth/accelerator_xor_accelerator_xor_0_0.v:56]
WARNING: [Synth 8-3331] design accelerator_xor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design accelerator_xor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design accelerator_xor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design accelerator_xor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design accelerator_xor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design accelerator_xor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1317.715 ; gain = 126.453 ; free physical = 14342 ; free virtual = 51764
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.715 ; gain = 126.453 ; free physical = 14329 ; free virtual = 51752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.715 ; gain = 126.453 ; free physical = 14329 ; free virtual = 51752
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1641.723 ; gain = 2.000 ; free physical = 13662 ; free virtual = 51085
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13711 ; free virtual = 51134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13711 ; free virtual = 51134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13713 ; free virtual = 51136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13722 ; free virtual = 51146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module accelerator_xor_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design accelerator_xor_accelerator_xor_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design accelerator_xor_accelerator_xor_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design accelerator_xor_accelerator_xor_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design accelerator_xor_accelerator_xor_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design accelerator_xor_accelerator_xor_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design accelerator_xor_accelerator_xor_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/accelerator_xor_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/accelerator_xor_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/accelerator_xor_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/accelerator_xor_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/accelerator_xor_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/accelerator_xor_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/accelerator_xor_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module accelerator_xor_accelerator_xor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/accelerator_xor_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module accelerator_xor_accelerator_xor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/accelerator_xor_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module accelerator_xor_accelerator_xor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/accelerator_xor_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module accelerator_xor_accelerator_xor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/accelerator_xor_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module accelerator_xor_accelerator_xor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/accelerator_xor_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module accelerator_xor_accelerator_xor_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13690 ; free virtual = 51115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:22 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13431 ; free virtual = 50861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:22 . Memory (MB): peak = 1641.723 ; gain = 450.461 ; free physical = 13431 ; free virtual = 50860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:22 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13429 ; free virtual = 50859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |    33|
|4     |LUT3   |     1|
|5     |LUT4   |    14|
|6     |LUT6   |    36|
|7     |FDRE   |   169|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   264|
|2     |  inst                                |accelerator_xor_v1_0         |   264|
|3     |    accelerator_xor_v1_0_S00_AXI_inst |accelerator_xor_v1_0_S00_AXI |   264|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.738 ; gain = 452.477 ; free physical = 13425 ; free virtual = 50854
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1643.738 ; gain = 128.469 ; free physical = 13475 ; free virtual = 50905
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:24 . Memory (MB): peak = 1643.746 ; gain = 452.477 ; free physical = 13475 ; free virtual = 50904
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:26 . Memory (MB): peak = 1648.738 ; gain = 469.102 ; free physical = 13408 ; free virtual = 50838
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.runs/accelerator_xor_accelerator_xor_0_0_synth_1/accelerator_xor_accelerator_xor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.srcs/sources_1/bd/accelerator_xor/ip/accelerator_xor_accelerator_xor_0_0/accelerator_xor_accelerator_xor_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/accelerator_xor/accelerator_xor.runs/accelerator_xor_accelerator_xor_0_0_synth_1/accelerator_xor_accelerator_xor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accelerator_xor_accelerator_xor_0_0_utilization_synth.rpt -pb accelerator_xor_accelerator_xor_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1672.750 ; gain = 0.000 ; free physical = 13442 ; free virtual = 50872
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 20:29:56 2020...
