Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_testbench_right_behav xil_defaultlib.CPU_testbench_right xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.address_mux_trang
Compiling module xil_defaultlib.Decoder_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.memory_trang
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU_real_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.CPU_testbench_right
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_testbench_right_behav
