===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.0196 seconds

  ----Wall Time----  ----Name----
    3.6381 ( 11.4%)  FIR Parser
   15.0583 ( 47.0%)  'firrtl.circuit' Pipeline
    1.3362 (  4.2%)    'firrtl.module' Pipeline
    1.2172 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1190 (  0.4%)      LowerCHIRRTL
    0.1103 (  0.3%)    InferWidths
    0.7073 (  2.2%)    InferResets
    0.0249 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0245 (  0.1%)    PrefixModules
    0.6635 (  2.1%)    LowerFIRRTLTypes
    6.1511 ( 19.2%)    'firrtl.module' Pipeline
    0.7853 (  2.5%)      ExpandWhens
    5.3657 ( 16.8%)      Canonicalizer
    0.4112 (  1.3%)    Inliner
    1.1451 (  3.6%)    IMConstProp
    0.0381 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1475 ( 13.0%)    'firrtl.module' Pipeline
    4.1475 ( 13.0%)      Canonicalizer
    0.3616 (  1.1%)    CreateSiFiveMetadata
    2.4385 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.1454 ( 25.4%)  'hw.module' Pipeline
    0.0917 (  0.3%)    HWCleanup
    1.0457 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.0365 ( 18.9%)    Canonicalizer
    0.0863 (  0.3%)    HWLegalizeModules
    0.8852 (  2.8%)    PrettifyVerilog
    2.7375 (  8.5%)  ExportVerilog
    0.0017 (  0.0%)  Rest
   32.0196 (100.0%)  Total

{
  totalTime: 32.045,
  maxMemory: 628248576
}
