// $Id: $
// File name:   sync.sv
// Created:     9/6/2014
// Author:      Yinuo Li
// Lab Section: 337-04
// Version:     1.0  Initial Design Entry
// Description: flip-flop synchronizer

module sync
  (
  input wire clk,
  input wire n_rst,
  input wire async_in,
  output reg sync_out
  );
  
  reg q;
  
  always_ff @ (posedge clk, negedge n_rst)
  begin 
    if(n_rst == 1'b0)
      begin
        sync_out <= 0;
        q <= 0;
      end
      else 
        begin
	   if(async_in == 1'b1 || async_in == 1'b0)
	     begin
               q <= async_in;
             end
	   
	  // sync_out = q;
	   
        end
      end
    
    
    always_ff @ (posedge clk, negedge n_rst)
      begin 
       if(n_rst == 1'b0)
         begin
           sync_out <= 0;
           q <= 0;
         end
       else 
         begin
           sync_out <= q;
         end
       end
  
  endmodule
