Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 08:59:25 2025


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_E                     9 uses
GTP_DFF_R                    44 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      6 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      3 uses
GTP_LUT5                      1 use
GTP_LUT6                     15 uses
GTP_LUT6CARRY                42 uses
GTP_LUT6D                     1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 72 of 17800 (0.40%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 72
Total Registers: 56 of 35600 (0.16%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 6 of 150 (4.00%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 3
  NO              NO                YES                0
  NO              YES               NO                 44
  YES             NO                NO                 9
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file key_led_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| key_led_top          | 72      | 56     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 6      | 0         | 0          | 42            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + key_ctl            | 26      | 25     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_btn_deb        | 25      | 22     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_led              | 46      | 31     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 24            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared         56           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    361.2717 MHz        20.0000         2.7680         17.232
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.232       0.000              0            107
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.671       0.000              0            107
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.800       0.000              0             56
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)
Endpoint    : key_ctl/u_btn_deb/cnt[0][0]/R (GTP_DFF_R)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       key_ctl/u_btn_deb/cnt[0][1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       4.050         key_ctl/u_btn_deb/cnt[0] [1]
                                                                                   key_ctl/u_btn_deb/N23_4/I0 (GTP_LUT4)
                                   td                    0.179       4.229 r       key_ctl/u_btn_deb/N23_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.614         key_ctl/u_btn_deb/_N231
                                                                                   key_ctl/u_btn_deb/N23_19/I3 (GTP_LUT6)
                                   td                    0.074       4.688 r       key_ctl/u_btn_deb/N23_19/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.125         key_ctl/u_btn_deb/N23
                                                                                   key_ctl/u_btn_deb/cnt[0][19:0]_or/I0 (GTP_LUT2)
                                   td                    0.224       5.349 r       key_ctl/u_btn_deb/cnt[0][19:0]_or/Z (GTP_LUT2)
                                   net (fanout=19)       0.505       5.854         key_ctl/u_btn_deb/cnt[0][19:0]_or
                                                                           r       key_ctl/u_btn_deb/cnt[0][0]/R (GTP_DFF_R)

 Data arrival time                                                   5.854         Logic Levels: 3  
                                                                                   Logic: 0.680ns(27.486%), Route: 1.794ns(72.514%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420      23.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/cnt[0][0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   5.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.232                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)
Endpoint    : key_ctl/u_btn_deb/cnt[0][1]/R (GTP_DFF_R)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       key_ctl/u_btn_deb/cnt[0][1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       4.050         key_ctl/u_btn_deb/cnt[0] [1]
                                                                                   key_ctl/u_btn_deb/N23_4/I0 (GTP_LUT4)
                                   td                    0.179       4.229 r       key_ctl/u_btn_deb/N23_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.614         key_ctl/u_btn_deb/_N231
                                                                                   key_ctl/u_btn_deb/N23_19/I3 (GTP_LUT6)
                                   td                    0.074       4.688 r       key_ctl/u_btn_deb/N23_19/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.125         key_ctl/u_btn_deb/N23
                                                                                   key_ctl/u_btn_deb/cnt[0][19:0]_or/I0 (GTP_LUT2)
                                   td                    0.224       5.349 r       key_ctl/u_btn_deb/cnt[0][19:0]_or/Z (GTP_LUT2)
                                   net (fanout=19)       0.505       5.854         key_ctl/u_btn_deb/cnt[0][19:0]_or
                                                                           r       key_ctl/u_btn_deb/cnt[0][1]/R (GTP_DFF_R)

 Data arrival time                                                   5.854         Logic Levels: 3  
                                                                                   Logic: 0.680ns(27.486%), Route: 1.794ns(72.514%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420      23.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   5.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.232                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)
Endpoint    : key_ctl/u_btn_deb/cnt[0][2]/R (GTP_DFF_R)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       key_ctl/u_btn_deb/cnt[0][1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       4.050         key_ctl/u_btn_deb/cnt[0] [1]
                                                                                   key_ctl/u_btn_deb/N23_4/I0 (GTP_LUT4)
                                   td                    0.179       4.229 r       key_ctl/u_btn_deb/N23_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.614         key_ctl/u_btn_deb/_N231
                                                                                   key_ctl/u_btn_deb/N23_19/I3 (GTP_LUT6)
                                   td                    0.074       4.688 r       key_ctl/u_btn_deb/N23_19/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.125         key_ctl/u_btn_deb/N23
                                                                                   key_ctl/u_btn_deb/cnt[0][19:0]_or/I0 (GTP_LUT2)
                                   td                    0.224       5.349 r       key_ctl/u_btn_deb/cnt[0][19:0]_or/Z (GTP_LUT2)
                                   net (fanout=19)       0.505       5.854         key_ctl/u_btn_deb/cnt[0][19:0]_or
                                                                           r       key_ctl/u_btn_deb/cnt[0][2]/R (GTP_DFF_R)

 Data arrival time                                                   5.854         Logic Levels: 3  
                                                                                   Logic: 0.680ns(27.486%), Route: 1.794ns(72.514%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420      23.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/cnt[0][2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   5.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.232                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/CLK (GTP_DFF_E)
Endpoint    : key_ctl/btn_deb_1d/D (GTP_DFF)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/CLK (GTP_DFF_E)

                                   tco                   0.185       3.565 f       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.437       4.002         key_ctl/btn_deb  
                                                                           f       key_ctl/btn_deb_1d/D (GTP_DFF)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/btn_deb_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/u_btn_deb/genblk1[0].flag[0]/CLK (GTP_DFF)
Endpoint    : key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/CE (GTP_DFF_E)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/genblk1[0].flag[0]/CLK (GTP_DFF)

                                   tco                   0.203       3.583 r       key_ctl/u_btn_deb/genblk1[0].flag[0]/Q (GTP_DFF)
                                   net (fanout=3)        0.000       3.583         key_ctl/u_btn_deb/flag [0]
                                                                                   key_ctl/u_btn_deb/N31_1/I (GTP_INV)
                                   td                    0.000       3.583 f       key_ctl/u_btn_deb/N31_1/Z (GTP_INV)
                                   net (fanout=1)        0.467       4.050         key_ctl/u_btn_deb/N31_0
                                                                           f       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/CE (GTP_DFF_E)

 Data arrival time                                                   4.050         Logic Levels: 1  
                                                                                   Logic: 0.203ns(30.299%), Route: 0.467ns(69.701%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/u_btn_deb/btn_in_reg[0]/CLK (GTP_DFF)
Endpoint    : key_ctl/u_btn_deb/genblk1[0].flag[0]/D (GTP_DFF)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/btn_in_reg[0]/CLK (GTP_DFF)

                                   tco                   0.185       3.565 f       key_ctl/u_btn_deb/btn_in_reg[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.385       3.950         key_ctl/u_btn_deb/btn_in_reg [0]
                                                                                   key_ctl/u_btn_deb/genblk1[0].flag_rs_mux[0]/I2 (GTP_LUT4)
                                   td                    0.137       4.087 f       key_ctl/u_btn_deb/genblk1[0].flag_rs_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.087         key_ctl/u_btn_deb/_N228
                                                                           f       key_ctl/u_btn_deb/genblk1[0].flag[0]/D (GTP_DFF)

 Data arrival time                                                   4.087         Logic Levels: 1  
                                                                                   Logic: 0.322ns(45.545%), Route: 0.385ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       key_ctl/u_btn_deb/genblk1[0].flag[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_led/led_status[0]/CLK (GTP_DFF_E)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       u_led/led_status[0]/CLK (GTP_DFF_E)

                                   tco                   0.203       3.583 r       u_led/led_status[0]/Q (GTP_DFF_E)
                                   net (fanout=3)        0.467       4.050         u_led/led_status [0]
                                                                                   u_led/N23[0]/I0 (GTP_LUT1)
                                   td                    0.229       4.279 r       u_led/N23[0]/Z (GTP_LUT1)
                                   net (fanout=1)        1.320       5.599         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       9.152 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.152         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   9.152         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.040%), Route: 1.787ns(30.960%)
====================================================================================================

====================================================================================================

Startpoint  : u_led/led_status[1]/CLK (GTP_DFF_E)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       u_led/led_status[1]/CLK (GTP_DFF_E)

                                   tco                   0.203       3.583 r       u_led/led_status[1]/Q (GTP_DFF_E)
                                   net (fanout=3)        0.467       4.050         u_led/led_status [1]
                                                                                   u_led/N23[1]/I0 (GTP_LUT1)
                                   td                    0.229       4.279 r       u_led/N23[1]/Z (GTP_LUT1)
                                   net (fanout=1)        1.320       5.599         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       9.152 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.152         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   9.152         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.040%), Route: 1.787ns(30.960%)
====================================================================================================

====================================================================================================

Startpoint  : u_led/led_status[2]/CLK (GTP_DFF_E)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=56)       2.420       3.380         nt_clk           
                                                                           r       u_led/led_status[2]/CLK (GTP_DFF_E)

                                   tco                   0.203       3.583 r       u_led/led_status[2]/Q (GTP_DFF_E)
                                   net (fanout=3)        0.467       4.050         u_led/led_status [2]
                                                                                   u_led/N23[2]/I0 (GTP_LUT1)
                                   td                    0.229       4.279 r       u_led/N23[2]/Z (GTP_LUT1)
                                   net (fanout=1)        1.320       5.599         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       9.152 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.152         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   9.152         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.040%), Route: 1.787ns(30.960%)
====================================================================================================

====================================================================================================

Startpoint  : key (port)
Endpoint    : key_ctl/u_btn_deb/btn_in_reg[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key                                                     0.000       0.000 f       key (port)       
                                   net (fanout=1)        0.000       0.000         key              
                                                                                   key_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       key_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_key           
                                                                           f       key_ctl/u_btn_deb/btn_in_reg[0]/D (GTP_DFF)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : key (port)
Endpoint    : key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key                                                     0.000       0.000 f       key (port)       
                                   net (fanout=1)        0.000       0.000         key              
                                                                                   key_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       key_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_key           
                                                                           f       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/D (GTP_DFF_E)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : key (port)
Endpoint    : key_ctl/u_btn_deb/genblk1[0].flag[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key                                                     0.000       0.000 f       key (port)       
                                   net (fanout=1)        0.000       0.000         key              
                                                                                   key_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       key_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        1.402       2.263         nt_key           
                                                                                   key_ctl/u_btn_deb/genblk1[0].flag_rs_mux[0]/I0 (GTP_LUT4)
                                   td                    0.196       2.459 f       key_ctl/u_btn_deb/genblk1[0].flag_rs_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       2.459         key_ctl/u_btn_deb/_N228
                                                                           f       key_ctl/u_btn_deb/genblk1[0].flag[0]/D (GTP_DFF)

 Data arrival time                                                   2.459         Logic Levels: 2  
                                                                                   Logic: 1.057ns(42.985%), Route: 1.402ns(57.015%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          key_ctl/btn_deb_1d/CLK
 9.800       10.000          0.200           Low Pulse Width                           key_ctl/btn_deb_1d/CLK
 9.800       10.000          0.200           High Pulse Width                          key_ctl/key_push_cnt[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/compile/key_led_top_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/constraint/key_led_test.fdc                        
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/synthesize/key_led_top_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/synthesize/key_led_top_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/synthesize/key_led_top_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/synthesize/snr.db                          
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/synthesize/key_led_top.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 288 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:6s
