## Switches
NET "DATOS<0>"          LOC=J15 |IOSTANDARD=LVCMOS33; #IO_L24N_T3_RS0_15
NET "DATOS<1>"          LOC=L16 |IOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_EMCCLK_14
NET "DATOS<2>"          LOC=M13 |IOSTANDARD=LVCMOS33; #IO_L6N_T0_D08_VREF_14
NET "DATOS<3>"          LOC=R15 |IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_14
NET "DATOS<4>"          LOC=R17 |IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_14
NET "DATOS<5>"          LOC=T18 |IOSTANDARD=LVCMOS33; #IO_L7N_T1_D10_14
NET "DATOS<6>"          LOC=U18 |IOSTANDARD=LVCMOS33; #IO_L17N_T2_A13_D29_14
NET "DATOS<7>"          LOC=R13 |IOSTANDARD=LVCMOS33; #IO_L5N_T0_D07_14
NET "CLR"          LOC=U8 |IOSTANDARD=LVCMOS18; #IO_25_34
NET "INI"         LOC=R16 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_RDWR_B_14


## 7 segment display
NET "DISP<6>"             LOC=T10 |IOSTANDARD=LVCMOS33; #IO_L24N_T3_A00_D16_14
NET "DISP<5>"             LOC=R10 |IOSTANDARD=LVCMOS33; #IO_25_14
NET "DISP<4>"             LOC=K16 |IOSTANDARD=LVCMOS33; #IO_25_15
NET "DISP<3>"             LOC=K13 |IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15
NET "DISP<2>"             LOC=P15 |IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_14
NET "DISP<1>"             LOC=T11 |IOSTANDARD=LVCMOS33; #IO_L19P_T3_A10_D26_14
NET "DISP<0>"             LOC=L18 |IOSTANDARD=LVCMOS33; #IO_L4P_T0_D04_14
#NET "dp"             LOC=H15 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A21_VREF_15

# Cada uno ctivan uno de los 8 display
#NET "an<0>"          LOC=J17 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_FOE_B_15
#NET "an<1>"          LOC=J18 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_FWE_B_15
#NET "an<2>"          LOC=T9 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_A01_D17_14
#NET "an<3>"          LOC=J14 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A22_15
#NET "an<4>"          LOC=P14 | IOSTANDARD=LVCMOS33; #IO_L8N_T1_D12_14
#NET "an<5>"          LOC=T14 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_14
#NET "an<6>"          LOC=K2 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_35
#NET "an<7>"          LOC=U13 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_A02_D18_14
#Created by Constraints Editor (xc7a100t-csg324-3) - 2017/11/05

NET "CLK"   LOC = "E3"	| IOSTANDARD = "LVCMOS33";					#Bank = 35, Pin name = #IO_L12P_T1_MRCC_35,					Sch name = clk100mhz
NET "CLK" TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%; 
