<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new409'" level="0">
<item name = "Date">Wed Apr 26 23:43:52 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.198, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16777221, 16777221, 16777221, 16777221, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">16777219, 16777219, 5, 1, 1, 16777216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 609</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 68</column>
<column name="Memory">24, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 381, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS3_mux_646yd2_x_x_x_U87">computeS3_mux_646yd2_x_x_x, 0, 0, 0, 17</column>
<column name="computeS3_mux_646yd2_x_x_x_U88">computeS3_mux_646yd2_x_x_x, 0, 0, 0, 17</column>
<column name="computeS3_mux_646yd2_x_x_x_U89">computeS3_mux_646yd2_x_x_x, 0, 0, 0, 17</column>
<column name="computeS3_mux_646yd2_x_x_x_U90">computeS3_mux_646yd2_x_x_x, 0, 0, 0, 17</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights14_m_weights_3_U">Conv1DMac_new409_KfY, 6, 0, 0, 16384, 6, 1, 98304</column>
<column name="weights14_m_weights_2_U">Conv1DMac_new409_Lf8, 6, 0, 0, 16384, 6, 1, 98304</column>
<column name="weights14_m_weights_1_U">Conv1DMac_new409_Mgi, 6, 0, 0, 16384, 6, 1, 98304</column>
<column name="weights14_m_weights_s_U">Conv1DMac_new409_Ngs, 6, 0, 0, 16384, 6, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_1_fu_540_p2">*, 0, 0, 41, 6, 8</column>
<column name="p_Val2_2_fu_610_p2">*, 0, 0, 41, 6, 8</column>
<column name="p_Val2_3_fu_680_p2">*, 0, 0, 41, 6, 8</column>
<column name="p_Val2_s_184_fu_470_p2">*, 0, 0, 41, 6, 8</column>
<column name="indvar_flatten_next8_fu_309_p2">+, 0, 0, 32, 1, 25</column>
<column name="indvar_flatten_op_fu_441_p2">+, 0, 0, 23, 16, 1</column>
<column name="macRegisters_0_V_fu_775_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_798_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_821_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_844_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_2_fu_363_p2">+, 0, 0, 15, 1, 7</column>
<column name="p_Val2_23_1_fu_1142_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_23_2_fu_1281_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_23_3_fu_1420_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_s_fu_1003_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_2_fu_435_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp1_fu_769_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_792_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_815_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_838_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_137_fu_423_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_1_fu_784_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_2_fu_807_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_3_fu_830_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_fu_761_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_163_mid_fu_357_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten8_fu_303_p2">icmp, 0, 0, 18, 25, 26</column>
<column name="exitcond_flatten_fu_315_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="tmp_143_fu_530_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_157_fu_429_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="tmp_279_1_fu_600_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_279_2_fu_670_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_279_3_fu_740_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_884_fu_351_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_140_fu_506_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_146_fu_576_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_150_fu_646_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_154_fu_716_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_857_fu_369_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_447_p3">select, 0, 0, 16, 1, 1</column>
<column name="nm_mid2_fu_411_p3">select, 0, 0, 7, 1, 7</column>
<column name="nm_mid_fu_321_p3">select, 0, 0, 7, 1, 1</column>
<column name="nm_t_mid2_fu_403_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_t_mid_fu_337_p3">select, 0, 0, 6, 1, 1</column>
<column name="sf_mid2_fu_375_p3">select, 0, 0, 9, 1, 1</column>
<column name="tmp_162_mid2_fu_395_p3">select, 0, 0, 14, 1, 14</column>
<column name="tmp_162_mid_fu_329_p3">select, 0, 0, 14, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_345_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten8_reg_227">9, 2, 25, 50</column>
<column name="indvar_flatten_reg_238">9, 2, 16, 32</column>
<column name="macRegisters_0_V_4_fu_146">9, 2, 8, 16</column>
<column name="macRegisters_1_V_4_fu_150">9, 2, 8, 16</column>
<column name="macRegisters_2_V_4_fu_154">9, 2, 8, 16</column>
<column name="macRegisters_3_V_4_fu_158">9, 2, 8, 16</column>
<column name="nm_reg_249">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_260">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten8_reg_1463">1, 0, 1, 0</column>
<column name="indvar_flatten8_reg_227">25, 0, 25, 0</column>
<column name="indvar_flatten_reg_238">16, 0, 16, 0</column>
<column name="macRegisters_0_V_4_fu_146">8, 0, 8, 0</column>
<column name="macRegisters_1_V_4_fu_150">8, 0, 8, 0</column>
<column name="macRegisters_2_V_4_fu_154">8, 0, 8, 0</column>
<column name="macRegisters_3_V_4_fu_158">8, 0, 8, 0</column>
<column name="nm_reg_249">7, 0, 7, 0</column>
<column name="nm_t_mid2_reg_1472">6, 0, 6, 0</column>
<column name="p_Val2_23_1_reg_1589">8, 0, 8, 0</column>
<column name="p_Val2_23_2_reg_1594">8, 0, 8, 0</column>
<column name="p_Val2_23_3_reg_1599">8, 0, 8, 0</column>
<column name="p_Val2_s_reg_1584">8, 0, 8, 0</column>
<column name="sf_reg_260">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_112_reg_1524">7, 0, 7, 0</column>
<column name="tmp_115_reg_1539">7, 0, 7, 0</column>
<column name="tmp_118_reg_1554">7, 0, 7, 0</column>
<column name="tmp_121_reg_1569">7, 0, 7, 0</column>
<column name="tmp_137_reg_1485">14, 0, 14, 0</column>
<column name="tmp_143_reg_1534">1, 0, 1, 0</column>
<column name="tmp_157_reg_1490">1, 0, 1, 0</column>
<column name="tmp_279_1_reg_1549">1, 0, 1, 0</column>
<column name="tmp_279_2_reg_1564">1, 0, 1, 0</column>
<column name="tmp_279_3_reg_1579">1, 0, 1, 0</column>
<column name="tmp_955_reg_1529">1, 0, 1, 0</column>
<column name="tmp_958_reg_1544">1, 0, 1, 0</column>
<column name="tmp_961_reg_1559">1, 0, 1, 0</column>
<column name="tmp_964_reg_1574">1, 0, 1, 0</column>
<column name="exitcond_flatten8_reg_1463">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1472">64, 32, 6, 0</column>
<column name="tmp_157_reg_1490">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new409, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
