// Seed: 2877888705
module module_0 (
    id_1
);
  inout wire id_1;
  logic [7:0][1] id_2;
  wor id_3 = -1'b0, id_4;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri0  id_5,
    input  tri   id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  tri   id_9,
    output tri   id_10,
    output wire  id_11,
    input  uwire id_12,
    input  wor   id_13,
    input  wor   id_14,
    output tri   id_15
);
  wire id_17;
  module_0 modCall_1 (id_17);
  assign modCall_1.id_4 = 0;
endmodule
