// Seed: 558855800
module module_0 #(
    parameter id_2 = 32'd1
);
  logic id_1, _id_2;
  integer id_3;
  wire [id_2 : 1] id_4;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd36,
    parameter id_5 = 32'd42,
    parameter id_8 = 32'd34
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  input wire _id_1;
  assign id_2 = id_1;
  wire id_3;
  wire [-1 : -1 'b0] id_4;
  wire _id_5, id_6;
  module_0 modCall_1 ();
  wire [id_1 : id_5] id_7, _id_8;
  wire [-1 'b0 : id_2] id_9[-1 : id_8];
  always $clog2(id_2);
  ;
endmodule
