<block name="testbench/diffeq2.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^clk top^reset top^aport~0 top^aport~1 top^aport~2 top^aport~3 top^aport~4 top^aport~5 top^aport~6 top^aport~7 top^aport~8 top^aport~9 top^aport~10 top^aport~11 top^aport~12 top^aport~13 top^aport~14 top^aport~15 top^aport~16 top^aport~17 top^aport~18 top^aport~19 top^aport~20 top^aport~21 top^aport~22 top^aport~23 top^aport~24 top^aport~25 top^aport~26 top^aport~27 top^aport~28 top^aport~29 top^aport~30 top^aport~31 top^dxport~0 top^dxport~1 top^dxport~2 top^dxport~3 top^dxport~4 top^dxport~5 top^dxport~6 top^dxport~7 top^dxport~8 top^dxport~9 top^dxport~10 top^dxport~11 top^dxport~12 top^dxport~13 top^dxport~14 top^dxport~15 top^dxport~16 top^dxport~17 top^dxport~18 top^dxport~19 top^dxport~20 top^dxport~21 top^dxport~22 top^dxport~23 top^dxport~24 top^dxport~25 top^dxport~26 top^dxport~27 top^dxport~28 top^dxport~29 top^dxport~30 top^dxport~31 
	</inputs>

	<outputs>
		out:top^xport~0 out:top^xport~1 out:top^xport~2 out:top^xport~3 out:top^xport~4 out:top^xport~5 out:top^xport~6 out:top^xport~7 out:top^xport~8 out:top^xport~9 out:top^xport~10 out:top^xport~11 out:top^xport~12 out:top^xport~13 out:top^xport~14 out:top^xport~15 out:top^xport~16 out:top^xport~17 out:top^xport~18 out:top^xport~19 out:top^xport~20 out:top^xport~21 out:top^xport~22 out:top^xport~23 out:top^xport~24 out:top^xport~25 out:top^xport~26 out:top^xport~27 out:top^xport~28 out:top^xport~29 out:top^xport~30 out:top^xport~31 out:top^yport~0 out:top^yport~1 out:top^yport~2 out:top^yport~3 out:top^yport~4 out:top^yport~5 out:top^yport~6 out:top^yport~7 out:top^yport~8 out:top^yport~9 out:top^yport~10 out:top^yport~11 out:top^yport~12 out:top^yport~13 out:top^yport~14 out:top^yport~15 out:top^yport~16 out:top^yport~17 out:top^yport~18 out:top^yport~19 out:top^yport~20 out:top^yport~21 out:top^yport~22 out:top^yport~23 out:top^yport~24 out:top^yport~25 out:top^yport~26 out:top^yport~27 
		out:top^yport~28 out:top^yport~29 out:top^yport~30 out:top^yport~31 out:top^uport~0 out:top^uport~1 out:top^uport~2 out:top^uport~3 out:top^uport~4 out:top^uport~5 out:top^uport~6 out:top^uport~7 out:top^uport~8 out:top^uport~9 out:top^uport~10 out:top^uport~11 out:top^uport~12 out:top^uport~13 out:top^uport~14 out:top^uport~15 out:top^uport~16 out:top^uport~17 out:top^uport~18 out:top^uport~19 out:top^uport~20 out:top^uport~21 out:top^uport~22 out:top^uport~23 out:top^uport~24 out:top^uport~25 out:top^uport~26 out:top^uport~27 out:top^uport~28 out:top^uport~29 out:top^uport~30 out:top^uport~31 
	</outputs>

	<clocks>
		top^clk 
	</clocks>

	<block name="n754" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~42[29] top^MULTIPLY~45[29] n1208 open open open open open top^MULTIPLY~45[28] open open n1220 open top^MULTIPLY~42[30] top^MULTIPLY~45[30] open n1210 n1195 open open open open n1213 n1203 open open open open n1219 open n1206 open top^reset open top^MULTIPLY~42[28] n1205 n1044 open open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n739" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[33]->crossbar  fle[0].out[0]->crossbar  clb.I[31]->crossbar  clb.I[24]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n739" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n739" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n739" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n739 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~28_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~28_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1212" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[31]->crossbar  clb.I[23]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1212" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1212" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1212" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1212 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1209" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[4].out[0]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[2]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1209" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1209" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1209" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1209 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1215" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  fle[0].out[0]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1215" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1204" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1204" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1204" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1204 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1215" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1215" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1215" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1215 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n744" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[4].out[0]->crossbar  clb.I[33]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n744" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n744" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n744" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n744 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~29_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~29_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1216" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[14]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[15]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1216" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1216" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1216" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1216 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1214" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[14]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[15]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1214" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1214" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1214" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1214 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n749" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[33]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n749" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n749" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n749" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n749 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~30_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~30_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1218" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[14]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1218" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1218" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1218" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1218 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n754" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[12]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n754" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n754" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n754" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n754 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~31_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~31_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1213" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">n1195 open open n1200 top^MULTIPLY~42[25] open n1204 open open top^MULTIPLY~45[24] n1171 open open n1206 open open open top^MULTIPLY~42[24] top^uport~23_FF_NODE top^MULTIPLY~42[26] n1179 n1181 n1182 open open open open top^MULTIPLY~45[26] open top^reset n1044 open open open top^MULTIPLY~42[23] n1180 n1184 top^MULTIPLY~45[25] n1186 open </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open fle[4].out[1]->clbouts2  open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1190" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]->crossbar  clb.I[38]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1190" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1190" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1190" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1190 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1185" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  fle[2].out[0]->crossbar  clb.I[35]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1185" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1185" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1185" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1185 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n719" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  fle[2].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[38]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n719" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n719" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n719" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n719 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~24_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~24_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1189" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  fle[2].out[0]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1189" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1189" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1189" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1189" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1189 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1203" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]->crossbar  fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1203" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1208" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1208" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1208" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1208 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1203" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1203" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1203" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1203 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1193" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[8].out[1]->crossbar  fle[0].out[0]->crossbar  fle[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1193" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1201" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1201" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1201" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1201 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1193" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1193" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1193" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1193 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n729" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[8].out[0]->crossbar  clb.I[29]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n729" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n729" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n729" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n729 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~26_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~26_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n724" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[1]->crossbar  fle[0].out[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n724" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n724" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n724" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n724 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~25_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~25_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1188" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  fle[7].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[19]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1188" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1192" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1192" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1192" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1192 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1188" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1188" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1188" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1188 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1213" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[3]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1213" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1213" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1213" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1213 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1182" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~45[21] open open top^MULTIPLY~45[20] open open open open n1159 top^MULTIPLY~45[19] open open open top^MULTIPLY~42[20] top^MULTIPLY~42[21] open top^MULTIPLY~42[18] n1152 top^uport~31_FF_NODE open open open open open open open open open top^reset n1176 open open open n1044 top^MULTIPLY~42[19] n1154 n1157 n1164 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1158" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[35]->crossbar  fle[2].out[1]->crossbar  clb.I[36]->crossbar  clb.I[10]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1158" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1158" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1158" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1158 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n694" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  fle[0].out[0]->crossbar  clb.I[9]->crossbar  clb.I[37]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n694" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n694" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n694" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n694 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~19_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~19_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n689" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[34]->crossbar  fle[2].out[1]->crossbar  clb.I[18]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n689" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1220" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1220" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1220" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1220 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n689" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n689" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n689" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n689 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1162" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[35]->crossbar  fle[2].out[1]->crossbar  fle[1].out[0]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1162" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1162" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1162" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1162" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1162 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1168" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[8].out[1]->crossbar  clb.I[38]->crossbar  clb.I[14]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1168" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1172" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1172" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1172" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1172 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1168" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1168" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1168" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1168 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n704" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[6].out[1]->crossbar  clb.I[29]->crossbar  fle[5].out[0]->crossbar  fle[4].out[1]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n704" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n704" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n704" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n704 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~21_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~21_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1167" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[7].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[15]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1167" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1174" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1174" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1174" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1174 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1167" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1167" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1167" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1167 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n699" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[8].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[29]->crossbar  clb.I[34]->crossbar  clb.I[38]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n699" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n699" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n699" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n699 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~20_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~20_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1163" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[14]->crossbar  fle[7].out[0]->crossbar  fle[3].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1163" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1161" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1161" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1161" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1161 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1163" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1163" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1163" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1163 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1182" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[8].out[0]->crossbar  fle[8].out[1]->crossbar  fle[6].out[1]->crossbar  clb.I[30]->crossbar  clb.I[38]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1182" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1182" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1182" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1182 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1164" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~45[15] open open top^MULTIPLY~45[16] top^MULTIPLY~45[19] open n1154 open top^uport~14_FF_NODE n1128 top^uport~19_FF_NODE open n1142 open top^MULTIPLY~42[19] open top^MULTIPLY~42[15] top^reset n1138 n1149 top^MULTIPLY~42[18] top^uport~18_FF_NODE open open open open top^MULTIPLY~42[13] top^MULTIPLY~42[14] open n1126 open open open open n1044 top^MULTIPLY~42[16] n1144 n1158 top^MULTIPLY~45[18] </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n664" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  fle[0].out[1]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n664" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n664" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n664" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n664" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n664 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1136" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  fle[0].out[1]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1136" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1136" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1136" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1136" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1136 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n679" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  fle[3].out[1]->crossbar  clb.I[18]->crossbar  fle[2].out[0]->crossbar  clb.I[13]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n679" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n679" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n679" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n679 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~16_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~16_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1141" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  fle[4].out[0]->crossbar  fle[1].out[1]->crossbar  clb.I[36]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1141" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1147" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1147" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1147" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1147 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1141" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1141" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1141" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1141 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n674" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[19]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n674" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n674" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n674" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n674 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~15_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~15_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1137" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[17]->crossbar  fle[4].out[0]->crossbar  fle[1].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1137" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1135" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1135" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1135" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1135 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1137" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1137" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1137" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1137 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1159" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[11]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1159" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1159" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1159" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1159 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1155" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1155" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1153" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1153" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1153" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1153 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1155" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1155" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1155" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1155 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1165" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  fle[5].out[0]->crossbar  fle[5].out[1]->crossbar  fle[3].out[1]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1165" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1165" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1165" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1165 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1164" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  clb.I[38]->crossbar  fle[6].out[0]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1164" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1164" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1164" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1164 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1139" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~42[8] top^MULTIPLY~45[11] top^MULTIPLY~42[11] n1116 n1127 open n1123 open n1044 open top^MULTIPLY~42[10] open open top^MULTIPLY~45[10] n1106 open open open top^MULTIPLY~45[8] n1129 n1132 open open open n1104 open open open open open open open open open top^reset top^MULTIPLY~42[9] n1108 top^MULTIPLY~45[9] n1118 n1133 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open open open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1109" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[35]->crossbar  fle[2].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1109" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1109" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1109" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1109" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1109 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1113" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  fle[4].out[0]->crossbar  clb.I[14]->crossbar  clb.I[37]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1113" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1113" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1113" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1113" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1113 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n639" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  fle[2].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[14]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n639" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n639" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n639" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n639 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~8_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~8_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n644" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  fle[3].out[1]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n644" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n644" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n644" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n644" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n644 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1112" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[35]->crossbar  fle[2].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1112" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1103" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1103" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1103" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1103 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1112" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1112" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1112" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1112 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n654" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[7].out[0]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n654" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n654" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n654" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n654 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~11_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~11_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n649" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  fle[7].out[1]->crossbar  fle[1].out[1]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n649" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n649" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n649" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n649 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~10_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~10_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1111" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]->crossbar  fle[6].out[0]->crossbar  fle[4].out[1]->crossbar  clb.I[2]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1111" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1115" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1115" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1115" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1115 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1111" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1111" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1111" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1111 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1138" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1138" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1138" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1138" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1138 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1139" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[1]->crossbar  fle[7].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[6]->crossbar  fle[1].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1139" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1139" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1139" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1139 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1106" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~42[3] top^MULTIPLY~45[5] top^MULTIPLY~42[4] n1084 top^MULTIPLY~42[6] open open open open open open open open open top^MULTIPLY~45[7] open open n1087 open open open open open open open open open open open top^MULTIPLY~42[5] top^reset open open n1044 top^MULTIPLY~45[4] n1082 n1091 top^MULTIPLY~45[6] n1099 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  open open open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1090" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  fle[1].out[1]->crossbar  clb.I[3]->crossbar  clb.I[36]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1090" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1090" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1090" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1090 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n614" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  fle[1].out[1]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n614" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1083" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1083" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1083" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1083 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n614" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n614" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n614" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n614 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1086" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  fle[1].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1086" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1086" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1086" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1086" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1086 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n619" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  fle[2].out[1]->crossbar  clb.I[17]->crossbar  fle[3].out[0]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n619" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n619" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n619" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n619 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~4_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~4_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1094" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  fle[1].out[1]->crossbar  clb.I[3]->crossbar  fle[6].out[0]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1094" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1094" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1094" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1094 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1096" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[1]->crossbar  fle[2].out[1]->crossbar  clb.I[17]->crossbar  fle[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1096" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1089" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1089" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1089" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1089 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1096" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1096" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1096" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1096 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n624" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  fle[6].out[1]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n624" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1095" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1095" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1095" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1095 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n624" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n624" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n624" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n624 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n629" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n629" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n629" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n629" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n629 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~6_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~6_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1100" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  fle[7].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[29]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1100" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1093" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1093" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1093" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1093 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1100" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1100" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1100" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1100 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1106" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  fle[8].out[0]->crossbar  clb.I[38]->crossbar  fle[8].out[1]->crossbar  fle[5].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1106" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1106" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1106" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1106 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1210" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">n1044 open n1182 top^MULTIPLY~42[23] top^MULTIPLY~42[24] top^MULTIPLY~45[28] top^MULTIPLY~42[21] n1196 top^reset top^uport~29_FF_NODE top^uport~24_FF_NODE n1201 top^MULTIPLY~42[22] open top^MULTIPLY~42[28] n1198 n1195 open top^uport~21_FF_NODE open top^MULTIPLY~42[27] top^uport~26_FF_NODE n1171 n1172 n1199 open open top^MULTIPLY~45[22] n1178 n1175 open top^MULTIPLY~45[27] top^uport~28_FF_NODE open open n1173 n1170 top^MULTIPLY~45[29] top^MULTIPLY~42[29] top^MULTIPLY~42[26] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1176" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[18]->crossbar  clb.I[23]->crossbar  clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1176" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1176" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1176" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1176 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n709" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[0]->crossbar  clb.I[22]->crossbar  clb.I[36]->crossbar  fle[0].out[0]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n709" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n709" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n709" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n709 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~22_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~22_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1180" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[12]->crossbar  clb.I[18]->crossbar  clb.I[23]->crossbar  clb.I[35]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1180" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1180" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1180" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1180 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1206" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[32]->crossbar  fle[8].out[0]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1206" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1206" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1206" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1206" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1206 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n714" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  clb.I[28]->crossbar  clb.I[2]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n714" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n714" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n714" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n714 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1197" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  fle[4].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[15]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1197" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1197" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1197" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1197 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1200" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[21]->crossbar  fle[5].out[0]->crossbar  clb.I[31]->crossbar  clb.I[24]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1200" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1200" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1200" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1200 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n734" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[8]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[11]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n734" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n734" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n734" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n734 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~27_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~27_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1205" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[7]->crossbar  fle[5].out[0]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1205" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1205" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1205" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1205 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1210" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  fle[8].out[0]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1210" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1210" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1210" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1210 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1186" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~42[18] top^MULTIPLY~45[22] n1168 top^MULTIPLY~42[21] top^uport~24_FF_NODE top^MULTIPLY~42[19] top^uport~19_FF_NODE n1180 top^uport~21_FF_NODE n1172 n1175 open top^reset n1044 top^MULTIPLY~42[23] top^uport~18_FF_NODE open open n1128 n1145 n1176 top^MULTIPLY~45[21] n1167 n1144 n1150 top^MULTIPLY~42[24] top^MULTIPLY~45[17] top^MULTIPLY~42[13] n1174 top^MULTIPLY~42[14] top^MULTIPLY~42[17] open top^uport~23_FF_NODE top^uport~13_FF_NODE top^uport~14_FF_NODE n1147 top^MULTIPLY~42[16] top^MULTIPLY~45[24] top^uport~16_FF_NODE top^MULTIPLY~45[23] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open open open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1146" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[33]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1146" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1146" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1146" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1146 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1149" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[38]->crossbar  fle[0].out[0]->crossbar  clb.I[26]->crossbar  fle[6].out[0]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1149" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1149" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1149" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1149 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n684" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  fle[1].out[0]->crossbar  clb.I[24]->crossbar  clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n684" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n684" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n684" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n684 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~17_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~17_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1154" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[30]->crossbar  clb.I[38]->crossbar  clb.I[19]->crossbar  fle[0].out[0]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1154" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1154" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1154" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1154 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1173" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  fle[3].out[0]->crossbar  clb.I[28]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1173" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1173" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1173" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1173 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1171" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[9]->crossbar  fle[4].out[0]->crossbar  clb.I[10]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1171" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1171" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1171" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1171 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1170" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[30]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1170" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1148" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1148" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1148" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1148 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1170" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1170" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1170" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1170 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1178" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  fle[5].out[0]->crossbar  clb.I[20]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1178" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1184" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1184" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1184" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1184 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1178" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1178" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1178" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1178 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1181" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[32]->crossbar  clb.I[7]->crossbar  clb.I[39]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1181" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1179" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1179" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1179" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1179 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1181" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1181" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1181" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1181 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1186" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[25]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1186" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1186" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1186" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1186 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1133" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">top^uport~11_FF_NODE top^reset open n1119 n1118 n1105 top^uport~13_FF_NODE n1124 open top^MULTIPLY~45[13] top^MULTIPLY~42[11] n1094 top^MULTIPLY~42[8] n1098 open open open open n1121 n1131 top^MULTIPLY~42[6] top^MULTIPLY~42[12] open top^MULTIPLY~45[12] n1122 top^MULTIPLY~42[9] open open open open n1044 top^MULTIPLY~42[7] top^MULTIPLY~42[14] top^uport~6_FF_NODE open top^uport~8_FF_NODE top^uport~9_FF_NODE top^MULTIPLY~45[14] top^MULTIPLY~42[13] open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n634" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  clb.I[31]->crossbar  fle[0].out[1]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n634" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1099" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1099" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1099" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1099 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n634" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n634" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n634" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n634 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1104" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[31]->crossbar  clb.I[33]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  fle[0].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1104" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1104" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1104" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1104 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1129" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[6]->crossbar  fle[6].out[0]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1129" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1127" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1127" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1127" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1127 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1129" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1129" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1129" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1129 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1120" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[25]->crossbar  clb.I[36]->crossbar  fle[1].out[0]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1120" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1120" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1120" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1120 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1123" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[0]->crossbar  fle[3].out[0]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1123" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1123" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1123" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1123 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n659" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  fle[5].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n659" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n659" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n659" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n659 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~12_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~12_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1128" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  fle[3].out[0]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1128" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1128" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1128" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1128 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1132" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[32]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1132" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1132" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1132 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n669" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[9].out[0]->crossbar  clb.I[1]->crossbar  clb.I[19]->crossbar  fle[7].out[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n669" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n669" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n669" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n669 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~14_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~14_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1133" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[6]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1133" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1133" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1133" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1133 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1084" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~42[1] top^MULTIPLY~42[0] top^MULTIPLY~45[0] open open open open open open n1360 top^dxport~31 open open open top^MULTIPLY~45[2] n1077 top^MULTIPLY~42[2] top^MULTIPLY~45[3] top^aport~31 n1362 top^MULTIPLY~45[1] open open open open open open open open top^reset open open open open open n1083 top^aport~30 n1045_1 top^dxport~30 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open open open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1064_1" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  fle[2].out[1]->crossbar  fle[0].out[1]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1064_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1064_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1064_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1064_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1064_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1059_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]->crossbar  fle[2].out[1]->crossbar  fle[1].out[0]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[37]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1059_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1059_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1059_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1059_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~30_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~30_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1044" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[18]->crossbar  fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[37]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1044" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1044" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1044" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1044" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1044 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1087" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[14]->crossbar  fle[5].out[0]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1087" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1087" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1087" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1087 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1080" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  fle[7].out[1]->crossbar  clb.I[2]->crossbar  clb.I[20]->crossbar  fle[6].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1080" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1080" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1080" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1080 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1079" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[16]->crossbar  fle[6].out[1]->crossbar  fle[8].out[0]->crossbar  fle[7].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1079" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1079" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1079" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1079 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n604" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[29]->crossbar  fle[2].out[1]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n604" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n604" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n604" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n604" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n604 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n594" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[7].out[1]->crossbar  clb.I[29]->crossbar  fle[2].out[1]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n594" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n594" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n594" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n594" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n594 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^uport~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^uport~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n609" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  fle[5].out[0]->crossbar  fle[4].out[0]->crossbar  fle[2].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n609" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n609" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n609" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n609 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^uport~2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^uport~2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1084" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  fle[7].out[1]->crossbar  fle[6].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1084" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1084" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1084" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1084 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~41[0]" instance="mult_36[10]" mode="mult_36x36">
		<inputs>
			<port name="a">vcc gnd vcc open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="b">top^xport~0_FF_NODE top^xport~1_FF_NODE top^xport~2_FF_NODE top^xport~3_FF_NODE top^xport~4_FF_NODE top^xport~5_FF_NODE top^xport~6_FF_NODE top^xport~7_FF_NODE top^xport~8_FF_NODE top^xport~9_FF_NODE top^xport~10_FF_NODE top^xport~11_FF_NODE top^xport~12_FF_NODE top^xport~13_FF_NODE top^xport~14_FF_NODE top^xport~15_FF_NODE top^xport~16_FF_NODE top^xport~17_FF_NODE top^xport~18_FF_NODE top^xport~19_FF_NODE top^xport~20_FF_NODE top^xport~21_FF_NODE top^xport~22_FF_NODE top^xport~23_FF_NODE top^xport~24_FF_NODE top^xport~25_FF_NODE top^xport~26_FF_NODE top^xport~27_FF_NODE top^xport~28_FF_NODE top^xport~29_FF_NODE top^xport~30_FF_NODE top^xport~31_FF_NODE open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  mult_36x36_slice[0].OUT_cfg[32]->out2out  mult_36x36_slice[0].OUT_cfg[33]->out2out  mult_36x36_slice[0].OUT_cfg[34]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~41[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  mult_36.b[16]->b2b  mult_36.b[17]->b2b  mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  mult_36x36[0].out[32]->out2out  mult_36x36[0].out[33]->out2out  mult_36x36[0].out[34]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~41[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  
					mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~41[0] top^MULTIPLY~41[1] top^MULTIPLY~41[2] top^MULTIPLY~41[3] top^MULTIPLY~41[4] top^MULTIPLY~41[5] top^MULTIPLY~41[6] top^MULTIPLY~41[7] top^MULTIPLY~41[8] top^MULTIPLY~41[9] top^MULTIPLY~41[10] top^MULTIPLY~41[11] top^MULTIPLY~41[12] top^MULTIPLY~41[13] top^MULTIPLY~41[14] top^MULTIPLY~41[15] top^MULTIPLY~41[16] top^MULTIPLY~41[17] top^MULTIPLY~41[18] top^MULTIPLY~41[19] top^MULTIPLY~41[20] top^MULTIPLY~41[21] top^MULTIPLY~41[22] top^MULTIPLY~41[23] top^MULTIPLY~41[24] top^MULTIPLY~41[25] top^MULTIPLY~41[26] top^MULTIPLY~41[27] top^MULTIPLY~41[28] top^MULTIPLY~41[29] top^MULTIPLY~41[30] top^MULTIPLY~41[31] top^MULTIPLY~41[32] top^MULTIPLY~41[33] top^MULTIPLY~41[34] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1034" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">open open open open top^dxport~23 open open open top^dxport~28 open n1346 open open top^reset open open top^dxport~25 top^dxport~27 top^dxport~29 top^dxport~24 n1342 open open open open open open open open open open open open open top^dxport~26 open open open n1044 n1343 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open open open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1355" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[9].out[1]->crossbar  fle[8].out[0]->crossbar  fle[5].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1355" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1355" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1355" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1355 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1049_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[38]->crossbar  fle[1].out[0]->crossbar  fle[4].out[0]->crossbar  fle[0].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1049_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1049_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1049_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1049_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~28_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~28_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1044_1" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[38]->crossbar  fle[5].out[1]->crossbar  clb.I[17]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1044_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1356" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1356" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1356" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1356 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1044_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1044_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1044_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1044_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1054_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[38]->crossbar  fle[4].out[1]->crossbar  clb.I[18]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1054_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1054_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1054_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1054_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1054_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1358" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[8]->crossbar  fle[1].out[0]->crossbar  clb.I[17]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1358" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1354" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1354" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1354" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1354 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1358" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1358" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1358" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1358 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1352" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[38]->crossbar  fle[9].out[0]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1352" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1039" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1039" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1039" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1039 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1352" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1352" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1352" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1352 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1029" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[38]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1029" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1029" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1029" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1029" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1029 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1024" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1024" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1024" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1024" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1024 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1348" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  fle[6].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1348" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1348" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1348" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1348 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1034" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[16]->crossbar  fle[9].out[1]->crossbar  clb.I[38]->crossbar  fle[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1034" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1350" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1350" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1350" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1350 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1034" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1034" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1034" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1034 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n944" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">n1044 open open top^dxport~8 top^dxport~5 open open top^dxport~9 open open open open open top^reset open open open top^dxport~3 top^dxport~4 top^dxport~6 open n1306 n1310 open open open open open open open open open open open open n1296 open top^dxport~7 open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n929" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  fle[0].out[1]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n929" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n929" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n929" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n929" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n929 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n924" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n924" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1298" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1298" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1298" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1298 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n924" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n924" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n924" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n924 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1300" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1300" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1300" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1300" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1300" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1300 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n954" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  fle[3].out[1]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n954" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n954" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n954" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n954" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n954 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n949" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  fle[8].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[21]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n949" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n949" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n949" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n949 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~8_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~8_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1312" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  fle[3].out[1]->crossbar  clb.I[21]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1312" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1312" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1312" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1312 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n939" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n939" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1304" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1304" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1304" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1304 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n939" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n939" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n939" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n939 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n934" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n934" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1302" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1302" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1302" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1302 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n934" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n934" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n934" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n934 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1307" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  fle[2].out[1]->crossbar  fle[7].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1307" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1307" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1307 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n944" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n944" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1308" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1308" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1308" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1308 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n944" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n944" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n944" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n944 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n919" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">top^aport~3 top^aport~0 top^aport~4 top^aport~1 n1044 top^xport~3_FF_NODE open top^aport~2 open top^xport~8_FF_NODE n1058 n1064 top^xport~4_FF_NODE top^aport~12 top^aport~13 open open top^xport~5_FF_NODE top^aport~7 top^dxport~0 top^dxport~1 n1057 n1063 top^aport~5 top^aport~6 top^xport~12_FF_NODE top^xport~6_FF_NODE top^xport~13_FF_NODE n1047 open open open open open open top^aport~8 top^xport~7_FF_NODE top^reset top^dxport~2 n1294 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open open open open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open open open open open open open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1046" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[25]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1046" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1046" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1046" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1046" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1046 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1045_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]->crossbar  fle[2].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[22]->crossbar  clb.I[11]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1045_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1045_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1045_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1045_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1059" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1059" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1059" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1059" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1059 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1060_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[17]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1060_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1060_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1060_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1060_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1060_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1061" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1061" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1061" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1061" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1061" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1061 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1062" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  fle[6].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1062" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1062" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1062" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1062 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n589" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n589" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n589" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n589" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n589" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n589 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n914" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n914" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n914" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n914" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n914 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1296" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1296" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1296" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1296" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1296 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n919" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[4]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n919" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n919" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n919" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n919" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n919 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1019" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">open top^reset open n1330 open open open open top^dxport~16 top^dxport~19 open open open open top^dxport~21 open open n1324 n1332 open open open open open open open open open n1044 top^dxport~20 top^dxport~18 open open open top^dxport~15 open open open top^dxport~22 n1334 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open open fle[4].out[1]->clbouts2  open open open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n989" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[8]->crossbar  fle[0].out[1]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n989" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1328" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1328" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1328" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1328 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n989" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n989" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n989" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n989 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n984" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[34]->crossbar  fle[1].out[1]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n984" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1326" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1326" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1326" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1326 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n984" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n984" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n984" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n984 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1331" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  fle[1].out[1]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  fle[0].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1331" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1331" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1331" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1331 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1343" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  fle[9].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1343" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1343" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1343" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1343 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1004" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  fle[4].out[1]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1004" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1004" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1004" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1004" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1004 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n999" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[30]->crossbar  clb.I[3]->crossbar  fle[2].out[0]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n999" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n999" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n999" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n999 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~18_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~18_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1336" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[9]->crossbar  fle[5].out[0]->crossbar  clb.I[3]->crossbar  fle[2].out[0]->crossbar  fle[4].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1336" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1336" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1336" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1336 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1338" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1338" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1009" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1009" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1009" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1009 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1338" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1338" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1338" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1338 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1340" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[0]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1340" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1014" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1014" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1014" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1014 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1340" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1340" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1340" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1340 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1019" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[28]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1019" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1344" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1344" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1344" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1344 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1019" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1019" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1019" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1019 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n964" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">top^xport~15_FF_NODE top^reset open open top^dxport~10 open open open top^aport~15 open top^dxport~12 open open open open open open n1048 top^aport~12 n1312 open open open open open open open open n1044 open top^dxport~13 open open open top^aport~14 top^aport~13 n1065_1 open top^dxport~11 top^dxport~14 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open open open fle[1].out[1]->clbouts2  open open fle[4].out[1]->clbouts2  open open fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1064" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  fle[3].out[0]->crossbar  fle[1].out[1]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1064" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1064" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1064" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1064 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1047" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1047" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1047" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1047" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1047" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1047 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1318" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[5].out[0]->crossbar  clb.I[10]->crossbar  fle[3].out[0]->crossbar  fle[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1318" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1322" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1322" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1322" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1322 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1318" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1318" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1318" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1318 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1320" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[10]->crossbar  fle[3].out[0]->crossbar  fle[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1320" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n969" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n969" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n969" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n969 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1320" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1320" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1320" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1320 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n979" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[39]->crossbar  fle[4].out[1]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n979" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n979" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n979" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n979" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n979 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n974" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  fle[8].out[0]->crossbar  fle[5].out[0]->crossbar  fle[2].out[1]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n974" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n974" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n974" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n974 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^xport~13_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^xport~13_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1324" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[30]->crossbar  clb.I[39]->crossbar  fle[4].out[1]->crossbar  fle[2].out[1]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1324" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1324" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1324" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1324 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n959" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n959" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1314" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1314" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1314" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1314 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n959" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n959" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n959" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n959 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1319" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  fle[9].out[1]->crossbar  fle[7].out[1]->crossbar  clb.I[19]->crossbar  fle[3].out[1]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1319" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1319" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1319" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1319 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n964" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[28]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n964" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1316" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1316" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1316" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1316 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n964" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n964" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n964" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n964 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n994" instance="clb[16]" mode="clb">
		<inputs>
			<port name="I">top^aport~14 top^xport~16_FF_NODE top^xport~14_FF_NODE top^aport~15 n1044 open n1070 open top^aport~19 top^xport~20_FF_NODE top^xport~21_FF_NODE n1071 n1073 open open open top^dxport~18 top^xport~19_FF_NODE open n1328 n1051 n1053 top^xport~18_FF_NODE top^xport~15_FF_NODE open open open open open top^aport~16 top^aport~17 open open open top^aport~18 top^aport~20 top^aport~21 top^reset top^dxport~17 n1052 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open open open open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1069" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[39]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1069" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1069" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1069" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1069" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1069 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1050_1" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1050_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1050_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1050_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1050_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1050_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1068" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[20]->crossbar  fle[0].out[1]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1068" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1068" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1068" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1068 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1067" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[22]->crossbar  fle[1].out[1]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1067" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1067" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1067" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1067 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1065_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[23]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1065_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1065_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1065_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1065_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1066" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  fle[6].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1066" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1066" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1066" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1066 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1049" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[22]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1049" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1049" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1049" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1049" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1049 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1048" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[1]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1048" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1048" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1048" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1048" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1048 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1330" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1330" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1334" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1334" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1334" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1334 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1330" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1330" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1330" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1330 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n994" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n994" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1332" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1332" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1332" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1332 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n994" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n994" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n994" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n994 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^xport~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^xport~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~42[0]" instance="mult_36[17]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[2] top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^MULTIPLY~0[9] top^MULTIPLY~0[10] top^MULTIPLY~0[11] top^MULTIPLY~0[12] top^MULTIPLY~0[13] top^MULTIPLY~0[14] top^MULTIPLY~0[15] top^MULTIPLY~0[16] top^MULTIPLY~0[17] top^MULTIPLY~0[18] top^MULTIPLY~0[19] top^MULTIPLY~0[20] top^MULTIPLY~0[21] top^MULTIPLY~0[22] top^MULTIPLY~0[23] top^MULTIPLY~0[24] top^MULTIPLY~0[25] top^MULTIPLY~0[26] top^MULTIPLY~0[27] top^MULTIPLY~0[28] top^MULTIPLY~0[29] top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open open open </port>
			<port name="b">top^MULTIPLY~41[0] top^MULTIPLY~41[1] top^MULTIPLY~41[2] top^MULTIPLY~41[3] top^MULTIPLY~41[4] top^MULTIPLY~41[5] top^MULTIPLY~41[6] top^MULTIPLY~41[7] top^MULTIPLY~41[8] top^MULTIPLY~41[9] top^MULTIPLY~41[10] top^MULTIPLY~41[11] top^MULTIPLY~41[12] top^MULTIPLY~41[13] top^MULTIPLY~41[14] top^MULTIPLY~41[15] top^MULTIPLY~41[16] top^MULTIPLY~41[17] top^MULTIPLY~41[18] top^MULTIPLY~41[19] 
	top^MULTIPLY~41[20] top^MULTIPLY~41[21] top^MULTIPLY~41[22] top^MULTIPLY~41[23] top^MULTIPLY~41[24] top^MULTIPLY~41[25] top^MULTIPLY~41[26] top^MULTIPLY~41[27] top^MULTIPLY~41[28] top^MULTIPLY~41[29] top^MULTIPLY~41[30] top^MULTIPLY~41[31] top^MULTIPLY~41[32] top^MULTIPLY~41[33] top^MULTIPLY~41[34] open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~42[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  mult_36.b[16]->b2b  mult_36.b[17]->b2b  
				mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  mult_36.b[32]->b2b  mult_36.b[33]->b2b  mult_36.b[34]->b2b  open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~42[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  
					mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  mult_36x36_slice.B_cfg[32]->b2b  mult_36x36_slice.B_cfg[33]->b2b  mult_36x36_slice.B_cfg[34]->b2b  open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~42[0] top^MULTIPLY~42[1] top^MULTIPLY~42[2] top^MULTIPLY~42[3] top^MULTIPLY~42[4] top^MULTIPLY~42[5] top^MULTIPLY~42[6] top^MULTIPLY~42[7] top^MULTIPLY~42[8] top^MULTIPLY~42[9] top^MULTIPLY~42[10] top^MULTIPLY~42[11] top^MULTIPLY~42[12] top^MULTIPLY~42[13] top^MULTIPLY~42[14] top^MULTIPLY~42[15] top^MULTIPLY~42[16] top^MULTIPLY~42[17] top^MULTIPLY~42[18] top^MULTIPLY~42[19] top^MULTIPLY~42[20] top^MULTIPLY~42[21] top^MULTIPLY~42[22] top^MULTIPLY~42[23] top^MULTIPLY~42[24] top^MULTIPLY~42[25] top^MULTIPLY~42[26] top^MULTIPLY~42[27] top^MULTIPLY~42[28] top^MULTIPLY~42[29] top^MULTIPLY~42[30] top^MULTIPLY~42[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~0[0]" instance="mult_36[18]" mode="mult_36x36">
		<inputs>
			<port name="a">top^uport~0_FF_NODE top^uport~1_FF_NODE top^uport~2_FF_NODE top^uport~3_FF_NODE top^uport~4_FF_NODE top^uport~5_FF_NODE top^uport~6_FF_NODE top^uport~7_FF_NODE top^uport~8_FF_NODE top^uport~9_FF_NODE top^uport~10_FF_NODE top^uport~11_FF_NODE top^uport~12_FF_NODE top^uport~13_FF_NODE top^uport~14_FF_NODE top^uport~15_FF_NODE top^uport~16_FF_NODE top^uport~17_FF_NODE top^uport~18_FF_NODE top^uport~19_FF_NODE top^uport~20_FF_NODE top^uport~21_FF_NODE top^uport~22_FF_NODE top^uport~23_FF_NODE top^uport~24_FF_NODE top^uport~25_FF_NODE top^uport~26_FF_NODE top^uport~27_FF_NODE top^uport~28_FF_NODE top^uport~29_FF_NODE top^uport~30_FF_NODE top^uport~31_FF_NODE open open open open </port>
			<port name="b">top^dxport~0 top^dxport~1 top^dxport~2 top^dxport~3 top^dxport~4 top^dxport~5 top^dxport~6 top^dxport~7 top^dxport~8 top^dxport~9 top^dxport~10 top^dxport~11 top^dxport~12 top^dxport~13 top^dxport~14 top^dxport~15 top^dxport~16 top^dxport~17 top^dxport~18 top^dxport~19 top^dxport~20 top^dxport~21 top^dxport~22 top^dxport~23 
	top^dxport~24 top^dxport~25 top^dxport~26 top^dxport~27 top^dxport~28 top^dxport~29 top^dxport~30 top^dxport~31 open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~0[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  mult_36.b[16]->b2b  mult_36.b[17]->b2b  
				mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~0[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  
					mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[2] top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^MULTIPLY~0[9] top^MULTIPLY~0[10] top^MULTIPLY~0[11] top^MULTIPLY~0[12] top^MULTIPLY~0[13] top^MULTIPLY~0[14] top^MULTIPLY~0[15] top^MULTIPLY~0[16] top^MULTIPLY~0[17] top^MULTIPLY~0[18] top^MULTIPLY~0[19] top^MULTIPLY~0[20] top^MULTIPLY~0[21] top^MULTIPLY~0[22] top^MULTIPLY~0[23] top^MULTIPLY~0[24] top^MULTIPLY~0[25] top^MULTIPLY~0[26] top^MULTIPLY~0[27] top^MULTIPLY~0[28] top^MULTIPLY~0[29] top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~45[0]" instance="mult_36[19]" mode="mult_36x36">
		<inputs>
			<port name="a">top^dxport~0 top^dxport~1 top^dxport~2 top^dxport~3 top^dxport~4 top^dxport~5 top^dxport~6 top^dxport~7 top^dxport~8 top^dxport~9 top^dxport~10 top^dxport~11 top^dxport~12 top^dxport~13 top^dxport~14 top^dxport~15 top^dxport~16 top^dxport~17 top^dxport~18 top^dxport~19 top^dxport~20 top^dxport~21 top^dxport~22 top^dxport~23 top^dxport~24 top^dxport~25 top^dxport~26 top^dxport~27 top^dxport~28 top^dxport~29 top^dxport~30 top^dxport~31 open open open open </port>
			<port name="b">top^MULTIPLY~44[0] top^MULTIPLY~44[1] top^MULTIPLY~44[2] top^MULTIPLY~44[3] top^MULTIPLY~44[4] top^MULTIPLY~44[5] top^MULTIPLY~44[6] top^MULTIPLY~44[7] top^MULTIPLY~44[8] top^MULTIPLY~44[9] top^MULTIPLY~44[10] top^MULTIPLY~44[11] top^MULTIPLY~44[12] top^MULTIPLY~44[13] top^MULTIPLY~44[14] top^MULTIPLY~44[15] top^MULTIPLY~44[16] top^MULTIPLY~44[17] top^MULTIPLY~44[18] top^MULTIPLY~44[19] top^MULTIPLY~44[20] top^MULTIPLY~44[21] top^MULTIPLY~44[22] top^MULTIPLY~44[23] top^MULTIPLY~44[24] top^MULTIPLY~44[25] top^MULTIPLY~44[26] top^MULTIPLY~44[27] 
	top^MULTIPLY~44[28] top^MULTIPLY~44[29] top^MULTIPLY~44[30] top^MULTIPLY~44[31] top^MULTIPLY~44[32] top^MULTIPLY~44[33] open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~45[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  mult_36.b[16]->b2b  mult_36.b[17]->b2b  
				mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  mult_36.b[32]->b2b  mult_36.b[33]->b2b  open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~45[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  
					mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  mult_36x36_slice.B_cfg[32]->b2b  mult_36x36_slice.B_cfg[33]->b2b  open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~45[0] top^MULTIPLY~45[1] top^MULTIPLY~45[2] top^MULTIPLY~45[3] top^MULTIPLY~45[4] top^MULTIPLY~45[5] top^MULTIPLY~45[6] top^MULTIPLY~45[7] top^MULTIPLY~45[8] top^MULTIPLY~45[9] top^MULTIPLY~45[10] top^MULTIPLY~45[11] top^MULTIPLY~45[12] top^MULTIPLY~45[13] top^MULTIPLY~45[14] top^MULTIPLY~45[15] top^MULTIPLY~45[16] top^MULTIPLY~45[17] top^MULTIPLY~45[18] top^MULTIPLY~45[19] top^MULTIPLY~45[20] top^MULTIPLY~45[21] top^MULTIPLY~45[22] top^MULTIPLY~45[23] top^MULTIPLY~45[24] top^MULTIPLY~45[25] top^MULTIPLY~45[26] top^MULTIPLY~45[27] top^MULTIPLY~45[28] top^MULTIPLY~45[29] top^MULTIPLY~45[30] top^MULTIPLY~45[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~44[0]" instance="mult_36[20]" mode="mult_36x36">
		<inputs>
			<port name="a">vcc vcc open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="b">top^yport~0_FF_NODE top^yport~1_FF_NODE top^yport~2_FF_NODE top^yport~3_FF_NODE top^yport~4_FF_NODE top^yport~5_FF_NODE top^yport~6_FF_NODE top^yport~7_FF_NODE top^yport~8_FF_NODE top^yport~9_FF_NODE top^yport~10_FF_NODE top^yport~11_FF_NODE top^yport~12_FF_NODE top^yport~13_FF_NODE top^yport~14_FF_NODE top^yport~15_FF_NODE top^yport~16_FF_NODE top^yport~17_FF_NODE top^yport~18_FF_NODE top^yport~19_FF_NODE top^yport~20_FF_NODE top^yport~21_FF_NODE top^yport~22_FF_NODE top^yport~23_FF_NODE top^yport~24_FF_NODE top^yport~25_FF_NODE top^yport~26_FF_NODE top^yport~27_FF_NODE top^yport~28_FF_NODE top^yport~29_FF_NODE top^yport~30_FF_NODE top^yport~31_FF_NODE open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  mult_36x36_slice[0].OUT_cfg[32]->out2out  mult_36x36_slice[0].OUT_cfg[33]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~44[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  mult_36.b[16]->b2b  mult_36.b[17]->b2b  mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  mult_36x36[0].out[32]->out2out  mult_36x36[0].out[33]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~44[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  
					mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~44[0] top^MULTIPLY~44[1] top^MULTIPLY~44[2] top^MULTIPLY~44[3] top^MULTIPLY~44[4] top^MULTIPLY~44[5] top^MULTIPLY~44[6] top^MULTIPLY~44[7] top^MULTIPLY~44[8] top^MULTIPLY~44[9] top^MULTIPLY~44[10] top^MULTIPLY~44[11] top^MULTIPLY~44[12] top^MULTIPLY~44[13] top^MULTIPLY~44[14] top^MULTIPLY~44[15] top^MULTIPLY~44[16] top^MULTIPLY~44[17] top^MULTIPLY~44[18] top^MULTIPLY~44[19] top^MULTIPLY~44[20] top^MULTIPLY~44[21] top^MULTIPLY~44[22] top^MULTIPLY~44[23] top^MULTIPLY~44[24] top^MULTIPLY~44[25] top^MULTIPLY~44[26] top^MULTIPLY~44[27] top^MULTIPLY~44[28] top^MULTIPLY~44[29] top^MULTIPLY~44[30] top^MULTIPLY~44[31] top^MULTIPLY~44[32] top^MULTIPLY~44[33] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n784" instance="clb[21]" mode="clb">
		<inputs>
			<port name="I">n1044 open open top^MULTIPLY~0[8] top^MULTIPLY~0[5] open open top^MULTIPLY~0[9] open open n1235 open open open open open open top^MULTIPLY~0[3] top^MULTIPLY~0[4] open open n1239 open open open open open top^reset open top^MULTIPLY~0[7] open open open open open n1225 open top^MULTIPLY~0[6] open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open open open fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n774" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  fle[0].out[1]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n774" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n774" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n774" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n774" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n774 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n769" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n769" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1227" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1227" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1227" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1227 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n769" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n769" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n769" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n769 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1229" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1229" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1229" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1229" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1229" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1229 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n799" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  fle[3].out[1]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n799" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n799" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n799" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n799" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n799 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n794" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  fle[8].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[10]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n794" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n794" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n794" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n794 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^yport~8_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^yport~8_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1241" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  fle[3].out[1]->crossbar  clb.I[10]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1241" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1241" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1241" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1241 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1237" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  fle[6].out[0]->crossbar  fle[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1237" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n789" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n789" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n789" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n789 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1237" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1237" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1237" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1237 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n779" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n779" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1231" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1231" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1231" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1231 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n779" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n779" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n779" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n779 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1236" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[4]->crossbar  fle[2].out[1]->crossbar  fle[6].out[1]->crossbar  fle[7].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1236" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1236" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1236" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1236 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n784" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[0]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n784" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1233" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1233" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1233" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1233 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n784" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n784" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n784" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n784 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n599" instance="clb[22]" mode="clb">
		<inputs>
			<port name="I">open open open open top^MULTIPLY~0[2] open open open n1283 open open open open open open open open n1284 n1287 open open open open open open open open top^reset n1044 open top^MULTIPLY~0[31] open open top^MULTIPLY~0[28] top^MULTIPLY~0[29] open open top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[30] </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  open open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open fle[0].out[1]->clbouts2  open open open fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n899" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[34]->crossbar  fle[0].out[1]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n899" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n899" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n899" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n899" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n899 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n894" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[33]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n894" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n894" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n894" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n894 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^yport~28_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^yport~28_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1289" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[0].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1289" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1289" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1289" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1289 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1291" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[39]->crossbar  fle[3].out[0]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1291" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n904" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n904" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n904" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n904 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1291" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1291" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1291" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1291 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n909" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[30]->crossbar  fle[4].out[1]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n909" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n909" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n909" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n909" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n909 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1223" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[38]->crossbar  fle[7].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1223" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1223" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1223" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1223" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1223 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n764" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  fle[6].out[1]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n764" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n764" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n764" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n764" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n764 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n759" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[38]->crossbar  fle[7].out[0]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n759" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n759" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n759" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n759 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^yport~1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^yport~1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1225" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  fle[6].out[1]->crossbar  clb.I[38]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1225" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1225" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1225" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1225 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n599" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n599" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n599" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n599" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n599" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n599 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n864" instance="clb[23]" mode="clb">
		<inputs>
			<port name="I">open n1259 open n1260 top^MULTIPLY~0[19] open open open open open open open open open top^MULTIPLY~0[21] open open top^MULTIPLY~0[24] n1271 open n1263 open open open open open open top^reset n1044 top^MULTIPLY~0[20] top^MULTIPLY~0[18] open open open top^MULTIPLY~0[23] n1275 open top^MULTIPLY~0[22] open open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open fle[0].out[1]->clbouts2  open open open fle[4].out[1]->clbouts2  open open open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n874" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[17]->crossbar  fle[0].out[1]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n874" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n874" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n874" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n874" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n874 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n869" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  fle[3].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[18]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n869" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n869" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n869" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n869 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^yport~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^yport~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1277" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[18]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1277" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1277" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1277" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1277 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1272" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  fle[9].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1272" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1272" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1272" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1272 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n849" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  fle[4].out[1]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n849" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n849" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n849" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n849" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n849 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n844" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[30]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n844" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n844" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n844" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n844 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^yport~18_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^yport~18_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1265" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[4]->crossbar  fle[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[4].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1265" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1265" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1265" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1265 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1267" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1267" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n854" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n854" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n854" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n854 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1267" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1267" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1267" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1267 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1269" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[0]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1269" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n859" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n859" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n859" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n859 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1269" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1269" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1269" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1269 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n864" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[28]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n864" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1273" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1273" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1273" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1273 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n864" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n864" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n864" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n864 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n834" instance="clb[24]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~0[15] open n1251 top^MULTIPLY~0[14] open open open open open n1261 open open top^MULTIPLY~0[16] open open open top^MULTIPLY~0[12] open n1247 open top^MULTIPLY~0[10] top^MULTIPLY~0[11] open open open open top^reset n1044 open open open open open n1241 open open open top^MULTIPLY~0[13] open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1249" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[17]->crossbar  fle[0].out[0]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1249" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n814" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n814" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n814" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n814 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1249" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1249" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1249" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1249 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n809" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[22]->crossbar  fle[1].out[1]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n809" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1245" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1245" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1245" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1245 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n809" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n809" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n809" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n809 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n804" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[21]->crossbar  fle[2].out[1]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n804" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1243" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1243" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1243" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1243 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n804" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n804" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n804" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n804 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1248" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[22]->crossbar  fle[2].out[1]->crossbar  clb.I[34]->crossbar  fle[0].out[1]->crossbar  fle[1].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1248" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1248" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1248" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1248 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1260" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  fle[9].out[1]->crossbar  fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1260" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1260" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1260" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1260 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n824" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  fle[5].out[1]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n824" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n824" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n824" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n824" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n824 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n819" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[19]->crossbar  fle[3].out[0]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n819" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n819" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n819" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n819 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^yport~13_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^yport~13_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1253" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  fle[6].out[0]->crossbar  clb.I[19]->crossbar  fle[3].out[0]->crossbar  fle[5].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1253" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1253" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1253" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1253 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1255" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[1]->crossbar  fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1255" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n829" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n829" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n829" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n829 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1255" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1255" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1255" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1255 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n834" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[28]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n834" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1257" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1257" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1257" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1257 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n834" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n834" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n834" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n834 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n889" instance="clb[25]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~0[26] top^MULTIPLY~0[18] top^MULTIPLY~0[25] open top^yport~18_FF_NODE n1149 open open n1093 n1096 n1150 open open open top^MULTIPLY~0[28] n1044 top^MULTIPLY~0[17] n1100 n1144 top^yport~28_FF_NODE n1153 n1257 open open open open top^reset open open n1277 open open open open top^MULTIPLY~45[7] n1099 top^MULTIPLY~0[27] top^MULTIPLY~45[6] n1155 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1152" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[19]->crossbar  clb.I[39]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1152" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1152" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1152" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1152 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1101" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1101" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1101" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1101" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1101" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1101 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1098" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1098" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1098" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1098" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1098" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1098 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1259" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  fle[4].out[1]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1259" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1263" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1263" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1263" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1263 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1259" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1259" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1259" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1259 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n839" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  fle[4].out[1]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n839" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1261" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1261" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1261" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1261 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n839" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n839" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n839" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n839 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1284" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[8].out[0]->crossbar  clb.I[3]->crossbar  clb.I[30]->crossbar  fle[9].out[0]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1284" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1284" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1284" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1284 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1287" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  fle[8].out[1]->crossbar  clb.I[15]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1287" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1283" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1283" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1283" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1283 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1287" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1287" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1287" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1287 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1279" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[3]->crossbar  fle[7].out[0]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1279" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n879" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n879" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n879" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n879 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1279" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1279" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1279" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1279 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1281" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[1]->crossbar  fle[8].out[0]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1281" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n884" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n884" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n884" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n884 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1281" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1281" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1281" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1281 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n889" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[16]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n889" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1285" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1285" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1285" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1285 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n889" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n889" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n889" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n889 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^yport~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^yport~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1091" instance="clb[26]" mode="clb">
		<inputs>
			<port name="I">n1127 n1129 open n1123 top^uport~10_FF_NODE n1106 n1111 top^MULTIPLY~45[11] open n1103 n1120 n1109 n1115 n1113 top^uport~5_FF_NODE open open n1044 top^MULTIPLY~45[10] top^MULTIPLY~45[12] top^MULTIPLY~42[11] top^MULTIPLY~42[12] top^uport~12_FF_NODE top^aport~22 top^aport~23 top^xport~22_FF_NODE top^xport~23_FF_NODE n1056 top^aport~27 top^aport~28 top^xport~27_FF_NODE top^xport~28_FF_NODE n1053 n1055_1 top^dxport~22 top^MULTIPLY~45[8] top^MULTIPLY~45[9] top^MULTIPLY~42[5] top^MULTIPLY~42[10] top^uport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1052" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[29]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[33]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1052" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1052" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1052" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1052 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1051" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  fle[0].out[0]->crossbar  clb.I[27]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1051" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1051" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1051" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1051 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1108" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[9]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1108" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1108" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1108" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1108 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1116" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[25]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1116" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1342" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1342" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1342" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1342 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1116" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1116" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1116" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1116 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1126" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1126" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1126" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1126 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1124" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  clb.I[12]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1124" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1121" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1121" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1121" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1121 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1124" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1124" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1124" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1124 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1131" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1131" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1131" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1131" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1131" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1131 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1118" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[19]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  fle[8].out[0]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1118" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1118" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1118" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1118 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1119" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1119" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1122" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1122" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1122" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1122 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1119" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1119" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1119" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1119 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1091" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1091" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1105" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1105" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1105" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1105 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1091" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1091" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1091" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1091 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^dxport~27" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~25" instance="io[28]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~24" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~31" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~21" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~20" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~19" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~29" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~18" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~17" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~16" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~15" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~28" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~13" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~11" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~10" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~9" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~8" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~7" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~6" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~26" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~30" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~5" instance="io[49]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~12" instance="io[50]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~4" instance="io[51]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~1" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~3" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~0" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~2" instance="io[55]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~23" instance="io[56]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~22" instance="io[57]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^dxport~14" instance="io[58]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^dxport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^dxport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1195" instance="clb[59]" mode="clb">
		<inputs>
			<port name="I">top^aport~29 top^aport~31 top^aport~30 top^xport~31_FF_NODE n1197 open top^dxport~29 open top^xport~29_FF_NODE top^aport~26 top^uport~25_FF_NODE n1354 top^xport~30_FF_NODE n1355 top^MULTIPLY~42[26] open top^dxport~30 open top^aport~25 top^MULTIPLY~42[27] top^uport~27_FF_NODE top^xport~25_FF_NODE top^aport~28 open open open open open open top^xport~26_FF_NODE top^dxport~28 open open open top^xport~28_FF_NODE top^aport~27 top^xport~27_FF_NODE top^MULTIPLY~45[27] top^uport~26_FF_NODE top^MULTIPLY~42[25] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1360" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[30]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1360" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1360" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1360" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1360 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1055_1" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[21]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1055_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1055_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1055_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1055_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1055_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1072" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[21]->crossbar  clb.I[29]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1072" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1072" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1072" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1072 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1071" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[34]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1071" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1071" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1071" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1071" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1071 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1073" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  clb.I[12]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1073" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1073" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1073" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1073 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1053" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  fle[6].out[0]->crossbar  clb.I[2]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1053" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1053" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1053" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1053" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1053 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1054" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[3]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1054" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1054" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1054" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1054 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1198" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[12]->crossbar  fle[0].out[0]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1198" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1362" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1362" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1362" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1362 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1198" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1198" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1198" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1198 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1199" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1199" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1196" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1196" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1196" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1196 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1199" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1199" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1199" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1199 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1195" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1195" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1195" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1195" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1195 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1144" instance="clb[60]" mode="clb">
		<inputs>
			<port name="I">open top^aport~9 top^MULTIPLY~45[16] top^aport~10 n1146 n1141 top^dxport~7 top^aport~11 top^xport~9_FF_NODE top^xport~10_FF_NODE n1153 n1135 n1137 top^xport~7_FF_NODE top^MULTIPLY~42[16] top^xport~11_FF_NODE open open n1148 top^dxport~8 top^uport~15_FF_NODE n1155 n1149 n1138 n1304 top^aport~22 top^aport~23 top^aport~24 top^xport~22_FF_NODE top^aport~8 top^xport~23_FF_NODE open top^xport~24_FF_NODE top^aport~21 top^xport~21_FF_NODE open top^xport~8_FF_NODE top^MULTIPLY~45[17] top^uport~16_FF_NODE top^MULTIPLY~42[15] </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1056" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[32]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1056" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1056" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1056" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1056" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1056 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1070" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]->crossbar  clb.I[26]->crossbar  clb.I[27]->crossbar  clb.I[30]->crossbar  clb.I[32]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1070" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1070" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1070" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1070 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1310" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1310" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1310" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1310" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1310" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1310 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1058" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[29]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1058" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1058" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1058" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1058" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1058 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1063" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1063" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1063" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1063" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1063" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1063 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1057" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[15]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1057" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1057" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1057" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1057 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1142" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[23]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1142" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1306" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1306" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1306" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1306 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1142" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1142" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1142" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1142 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1157" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  fle[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1157" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1157" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1157" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1157" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1157 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1145" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1145" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1150" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1150" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1150" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1150 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1145" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1145" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1145" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1145 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1144" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  fle[8].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1144" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1144" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1144" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1144 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1235" instance="clb[61]" mode="clb">
		<inputs>
			<port name="I">top^uport~1_FF_NODE top^dxport~23 top^MULTIPLY~42[0] top^MULTIPLY~0[23] top^yport~23_FF_NODE top^MULTIPLY~42[1] top^uport~0_FF_NODE top^MULTIPLY~0[22] top^yport~22_FF_NODE top^MULTIPLY~0[13] top^yport~12_FF_NODE top^xport~23_FF_NODE top^dxport~22 n1084 top^yport~7_FF_NODE n1080 n1083 n1269 top^xport~22_FF_NODE top^uport~31_FF_NODE top^MULTIPLY~0[12] top^MULTIPLY~45[0] top^MULTIPLY~45[1] top^MULTIPLY~45[2] top^MULTIPLY~45[3] n1079 top^xport~0_FF_NODE n1233 top^xport~1_FF_NODE n1340 n1245 open top^MULTIPLY~45[31] top^MULTIPLY~42[31] top^dxport~0 top^dxport~1 top^yport~8_FF_NODE top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^yport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  open open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="fle[0]"/>
		<block name="open" instance="fle[1]"/>
		<block name="n1219" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]->crossbar  clb.I[33]->crossbar  clb.I[19]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1219" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1219" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1219" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1219" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1219 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1294" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[35]->crossbar  clb.I[26]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1294" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1294" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1294" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1294" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1294 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1346" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[18]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1346" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1346" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1346" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1346" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1346 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1275" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1275" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1271" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1271" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1271" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1271 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1275" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1275" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1275" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1275 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1082" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  clb.I[16]->crossbar  clb.I[13]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1082" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1082" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1082" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1082 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1077" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1077" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1077" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1077" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1077 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1251" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1251" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1247" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1247" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1247" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1247 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1251" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1251" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1251" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1251 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1235" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[36]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1235" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1239" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1239" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1239" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1239 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1235" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1235" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1235" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1235 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^aport~28" instance="io[62]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~31" instance="io[63]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~29" instance="io[64]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1175" instance="clb[65]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open top^uport~22_FF_NODE open open open open open open open open open open open open open open open open open open open open open open top^MULTIPLY~42[22] open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]->clbouts1  open open open open open open open open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="fle[0]"/>
		<block name="open" instance="fle[1]"/>
		<block name="open" instance="fle[2]"/>
		<block name="open" instance="fle[3]"/>
		<block name="open" instance="fle[4]"/>
		<block name="open" instance="fle[5]"/>
		<block name="open" instance="fle[6]"/>
		<block name="open" instance="fle[7]"/>
		<block name="gnd" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="gnd" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="gnd" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="gnd" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="gnd" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">gnd </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1175" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1175" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="vcc" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="vcc" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="vcc" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">vcc </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1175" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1175" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1175" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1175 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^aport~26" instance="io[66]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~25" instance="io[67]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~30" instance="io[68]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~27" instance="io[69]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~24" instance="io[70]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~23" instance="io[71]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~22" instance="io[72]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~21" instance="io[73]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~20" instance="io[74]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~19" instance="io[75]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~18" instance="io[76]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~0" instance="io[77]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~2" instance="io[78]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~1" instance="io[79]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~17" instance="io[80]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~16" instance="io[81]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~4" instance="io[82]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~3" instance="io[83]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~15" instance="io[84]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~14" instance="io[85]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~9" instance="io[86]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~8" instance="io[87]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~6" instance="io[88]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~5" instance="io[89]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~12" instance="io[90]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~11" instance="io[91]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~10" instance="io[92]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~7" instance="io[93]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^aport~13" instance="io[94]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^aport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^aport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^reset" instance="io[95]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^reset" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^reset </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~28" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~27" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~26" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~25" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~24" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~23" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~22" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~21" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~20" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~19" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~18" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~17" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~16" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~15" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~14" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~13" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~12" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~11" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~10" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~9" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~8" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~7" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~6" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~5" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~4" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~3" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~2" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~1" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~0" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~31" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~30" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~29" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~28" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~27" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~26" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~25" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~24" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~23" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~22" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~21" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~20" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~19" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~18" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~17" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~16" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~31" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~30" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~29" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~15" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~14" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~13" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~28" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~27" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~12" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~26" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~25" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~11" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~24" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~23" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~22" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~21" instance="io[156]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~10" instance="io[157]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~9" instance="io[158]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~20" instance="io[159]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~19" instance="io[160]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~8" instance="io[161]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~18" instance="io[162]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~17" instance="io[163]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~7" instance="io[164]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~16" instance="io[165]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~15" instance="io[166]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~13" instance="io[167]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~14" instance="io[168]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~6" instance="io[169]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~5" instance="io[170]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~0" instance="io[171]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~12" instance="io[172]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~11" instance="io[173]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~10" instance="io[174]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~9" instance="io[175]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~4" instance="io[176]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~8" instance="io[177]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~7" instance="io[178]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~6" instance="io[179]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~5" instance="io[180]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~3" instance="io[181]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~4" instance="io[182]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~3" instance="io[183]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~2" instance="io[184]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~1" instance="io[185]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~29" instance="io[186]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^uport~0" instance="io[187]" mode="outpad">
		<inputs>
			<port name="outpad">top^uport~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^uport~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~31" instance="io[188]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^yport~30" instance="io[189]" mode="outpad">
		<inputs>
			<port name="outpad">top^yport~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^yport~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~2" instance="io[190]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^xport~1" instance="io[191]" mode="outpad">
		<inputs>
			<port name="outpad">top^xport~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^xport~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^clk" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^clk" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^clk </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

