library ieee;
use ieee.std_logic_1164.all;

entity ALU_8BITS is
	port(A,B: in std_logic_vector (7 downto 0);
		  Cin: in std_logic;
		  cont in: std_logic_vector (7 downto 0);
		  S: out std_logic_vector (7 downto 0);
		  Cout: out std_logic);
		  
end entity;

architecture arc of ALU_8BITS is

component BIT_SLICE is
	port(A,B,NA,NB,Cin,AnB,notB,notA,AxB,AoB,AmasB: in std_logic;
		  C,S: out std_logic);
end component;

signal C: std_logic_vector (7 downto 1);

begin

I0: BIT_SLICE port map(A(0), B(0), cont(7), cont(6), Cin, cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(0),C(1));
I1: BIT_SLICE port map(A(1), B(1), cont(7), cont(6), C(1), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(1),C(2));
I2: BIT_SLICE port map(A(2), B(2), cont(7), cont(6), C(2), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(2),C(3));
I3: BIT_SLICE port map(A(3), B(3), cont(7), cont(6), C(3), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(3),C(4));
I4: BIT_SLICE port map(A(4), B(4), cont(7), cont(6), C(4), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(4),C(5));
I5: BIT_SLICE port map(A(5), B(5), cont(7), cont(6), C(5), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(5),C(6));
I6: BIT_SLICE port map(A(6), B(67, cont(7), cont(6), C(6), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(6),C(7));
I7: BIT_SLICE port map(A(7), B(0), cont(7), cont(6), C(7), cont(5),cont(4),cont(3),cont(2),cont(1),cont(0),S(7),Cout);


end arc;