0.6
2018.1
Apr  4 2018
18:43:17
/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/generic_counter.vhd,1633812230,vhdl,,,,generic_counter,,,,,,,,
/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/testbenchs/generic_counter_tb.vhd,1633813197,vhdl,,,,generic_counter_tb,,,,,,,,
