
*** Running vivado
    with args -log safe_manager.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source safe_manager.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source safe_manager.tcl -notrace
Command: synth_design -top safe_manager -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.602 ; gain = 98.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'safe_manager' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:21]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:4' bound to instance 'debounce_start' of component 'debounce' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:116]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:14]
INFO: [Synth 8-3491] module 'reversible_counter' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/reversible_counter.vhd:5' bound to instance 'DEB_COUNTER' of component 'reversible_counter' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-638] synthesizing module 'reversible_counter' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/reversible_counter.vhd:14]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/reversible_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'reversible_counter' (1#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/reversible_counter.vhd:14]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/d_flip_flop.vhd:4' bound to instance 'FF1' of component 'd_flip_flop' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:52]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/d_flip_flop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (2#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/d_flip_flop.vhd:14]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/d_flip_flop.vhd:4' bound to instance 'FF2' of component 'd_flip_flop' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:14]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:4' bound to instance 'debounce_add_button' of component 'debounce' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:117]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:4' bound to instance 'debounce_up' of component 'debounce' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:118]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/debounce.vhd:4' bound to instance 'debounce_down' of component 'debounce' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:119]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/d_flip_flop.vhd:4' bound to instance 'DFF1' of component 'd_flip_flop' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:137]
INFO: [Synth 8-3491] module 'state_counter' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/state_counter.vhd:5' bound to instance 'main_state_counter' of component 'state_counter' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:150]
INFO: [Synth 8-638] synthesizing module 'state_counter' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/state_counter.vhd:14]
WARNING: [Synth 8-614] signal 'ENABLE' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/state_counter.vhd:19]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/state_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'state_counter' (4#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/state_counter.vhd:14]
INFO: [Synth 8-3491] module 'address_selector' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/address_selector.vhd:5' bound to instance 'safe_nr_selector' of component 'address_selector' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:151]
INFO: [Synth 8-638] synthesizing module 'address_selector' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/address_selector.vhd:15]
WARNING: [Synth 8-614] signal 'ENABLE' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/address_selector.vhd:20]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/address_selector.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'address_selector' (5#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/address_selector.vhd:15]
INFO: [Synth 8-3491] module 'reversible_counter' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/reversible_counter.vhd:5' bound to instance 'number_selector' of component 'reversible_counter' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:152]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_reg' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:4' bound to instance 'addr_reg' of component 'n_bit_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:172]
INFO: [Synth 8-638] synthesizing module 'n_bit_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:15]
	Parameter n bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'n_bit_reg' (6#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:15]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_reg' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:4' bound to instance 'code_reg_1' of component 'n_bit_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:173]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_reg' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:4' bound to instance 'code_reg_2' of component 'n_bit_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:174]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_reg' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/n_bit_reg.vhd:4' bound to instance 'code_reg_3' of component 'n_bit_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:175]
INFO: [Synth 8-3491] module 'SevenSegment' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:5' bound to instance 'seven_segment' of component 'SevenSegment' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:178]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:62]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (7#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:15]
WARNING: [Synth 8-614] signal 'number' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:180]
WARNING: [Synth 8-614] signal 'prev_state' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:205]
WARNING: [Synth 8-614] signal 'code' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:205]
WARNING: [Synth 8-614] signal 'content' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:205]
WARNING: [Synth 8-614] signal 'number' is read in the process but is not in the sensitivity list [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:227]
INFO: [Synth 8-3491] module 'ram_memory' declared at 'C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/ram_memory.vhd:5' bound to instance 'big_brain_ram' of component 'ram_memory' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:253]
INFO: [Synth 8-638] synthesizing module 'ram_memory' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/ram_memory.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ram_memory' (8#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/ram_memory.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'safe_manager' (9#1) [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.543 ; gain = 153.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.543 ; gain = 153.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.543 ; gain = 153.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/DSD/Projects/SafeManager/SafeManager.srcs/constrs_1/new/constr_file.xdc]
Finished Parsing XDC File [C:/DSD/Projects/SafeManager/SafeManager.srcs/constrs_1/new/constr_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DSD/Projects/SafeManager/SafeManager.srcs/constrs_1/new/constr_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/safe_manager_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/safe_manager_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.805 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.805 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 812.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_cond" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "started" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/address_selector.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'led_bcd_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/SevenSegment.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'ram_cond_reg' [C:/DSD/Projects/SafeManager/SafeManager.srcs/sources_1/new/safe_manager.vhd:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module safe_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module reversible_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module d_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module state_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module address_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module n_bit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ram_memory 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ram_cond" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 812.805 ; gain = 480.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     6|
|4     |LUT2   |     8|
|5     |LUT3   |    28|
|6     |LUT4   |    20|
|7     |LUT5   |    20|
|8     |LUT6   |    51|
|9     |MUXF7  |    12|
|10    |FDCE   |   193|
|11    |FDPE   |     1|
|12    |FDRE   |    20|
|13    |LD     |     8|
|14    |LDC    |     1|
|15    |IBUF   |     6|
|16    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   402|
|2     |  DFF1                |d_flip_flop           |     2|
|3     |  addr_reg            |n_bit_reg             |    33|
|4     |  big_brain_ram       |ram_memory            |   159|
|5     |  code_reg_1          |n_bit_reg_0           |     5|
|6     |  code_reg_2          |n_bit_reg_1           |     4|
|7     |  code_reg_3          |n_bit_reg_2           |     5|
|8     |  debounce_add_button |debounce              |    11|
|9     |    DEB_COUNTER       |reversible_counter_15 |     8|
|10    |    FF1               |d_flip_flop_16        |     1|
|11    |    FF2               |d_flip_flop_17        |     1|
|12    |  debounce_down       |debounce_3            |    12|
|13    |    DEB_COUNTER       |reversible_counter_12 |     8|
|14    |    FF1               |d_flip_flop_13        |     1|
|15    |    FF2               |d_flip_flop_14        |     2|
|16    |  debounce_start      |debounce_4            |    14|
|17    |    DEB_COUNTER       |reversible_counter_9  |     8|
|18    |    FF1               |d_flip_flop_10        |     4|
|19    |    FF2               |d_flip_flop_11        |     1|
|20    |  debounce_up         |debounce_5            |    12|
|21    |    DEB_COUNTER       |reversible_counter_6  |     8|
|22    |    FF1               |d_flip_flop_7         |     2|
|23    |    FF2               |d_flip_flop_8         |     1|
|24    |  main_state_counter  |state_counter         |    19|
|25    |  number_selector     |reversible_counter    |     8|
|26    |  safe_nr_selector    |address_selector      |    12|
|27    |  seven_segment       |SevenSegment          |    43|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 832.164 ; gain = 173.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 832.164 ; gain = 499.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 835.441 ; gain = 515.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DSD/Projects/SafeManager/SafeManager.runs/synth_1/safe_manager.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file safe_manager_utilization_synth.rpt -pb safe_manager_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 20:49:07 2022...
