
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7b4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  0800a984  0800a984  0000b984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad08  0800ad08  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad08  0800ad08  0000bd08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad10  0800ad10  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad10  0800ad10  0000bd10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad14  0800ad14  0000bd14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800ad18  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000027ec  20000068  0800ad80  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002854  0800ad80  0000c854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001529b  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031f4  00000000  00000000  00021333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  00024528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd3  00000000  00000000  00025690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023be9  00000000  00000000  00026463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d5c  00000000  00000000  0004a04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a78  00000000  00000000  00061da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136820  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e44  00000000  00000000  00136864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013b6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a96c 	.word	0x0800a96c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800a96c 	.word	0x0800a96c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f4 	.word	0x200006f4
 8000630:	200006f8 	.word	0x200006f8

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f8 	.word	0x200006f8
 800067c:	2000066c 	.word	0x2000066c

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f009 fccb 	bl	800a034 <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f008 fca7 	bl	8009090 <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006ec 	.word	0x200006ec
 8000760:	20000084 	.word	0x20000084
 8000764:	200006f0 	.word	0x200006f0
 8000768:	200026c0 	.word	0x200026c0

0800076c <ColorBuffer_Put>:
// BUFER KOLOROWY
ColorBufferEntry_t ColorBuffer[COLOR_BUFFER_SIZE];
volatile uint32_t ColorBuffer_WritePos = 0;  // POZYCJA ZAPISU
volatile uint8_t ColorBuffer_DataAvailable = 0;  // FLAGA CZY ROZPOCZETO ZBIERANIE DANYCH

uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000776:	b672      	cpsid	i
}
 8000778:	bf00      	nop
    __disable_irq();

    ColorBuffer[ColorBuffer_WritePos].data = *data;
 800077a:	4b18      	ldr	r3, [pc, #96]	@ (80007dc <ColorBuffer_Put+0x70>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	4918      	ldr	r1, [pc, #96]	@ (80007e0 <ColorBuffer_Put+0x74>)
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	440b      	add	r3, r1
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	6810      	ldr	r0, [r2, #0]
 800078e:	6851      	ldr	r1, [r2, #4]
 8000790:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_WritePos].timestamp = timestamp;
 8000792:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <ColorBuffer_Put+0x70>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4912      	ldr	r1, [pc, #72]	@ (80007e0 <ColorBuffer_Put+0x74>)
 8000798:	4613      	mov	r3, r2
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	4413      	add	r3, r2
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	440b      	add	r3, r1
 80007a2:	3308      	adds	r3, #8
 80007a4:	683a      	ldr	r2, [r7, #0]
 80007a6:	601a      	str	r2, [r3, #0]
    ColorBuffer_WritePos = (ColorBuffer_WritePos + 1) % COLOR_BUFFER_SIZE;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <ColorBuffer_Put+0x70>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	1c5a      	adds	r2, r3, #1
 80007ae:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <ColorBuffer_Put+0x78>)
 80007b0:	fba3 1302 	umull	r1, r3, r3, r2
 80007b4:	099b      	lsrs	r3, r3, #6
 80007b6:	f44f 7116 	mov.w	r1, #600	@ 0x258
 80007ba:	fb01 f303 	mul.w	r3, r1, r3
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	4a06      	ldr	r2, [pc, #24]	@ (80007dc <ColorBuffer_Put+0x70>)
 80007c2:	6013      	str	r3, [r2, #0]

    ColorBuffer_DataAvailable = 1;
 80007c4:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <ColorBuffer_Put+0x7c>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007ca:	b662      	cpsie	i
}
 80007cc:	bf00      	nop

    __enable_irq();

    return 1;
 80007ce:	2301      	movs	r3, #1
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	2000231c 	.word	0x2000231c
 80007e0:	200006fc 	.word	0x200006fc
 80007e4:	1b4e81b5 	.word	0x1b4e81b5
 80007e8:	20002320 	.word	0x20002320

080007ec <ColorBuffer_GetLatest>:

ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0

    if (!ColorBuffer_DataAvailable) {
 80007f2:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <ColorBuffer_GetLatest+0x48>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d101      	bne.n	8000800 <ColorBuffer_GetLatest+0x14>
        return NULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	e012      	b.n	8000826 <ColorBuffer_GetLatest+0x3a>
    }

    uint32_t latest_index;
    if (ColorBuffer_WritePos == 0) {
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <ColorBuffer_GetLatest+0x4c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d103      	bne.n	8000810 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 8000808:	f240 2357 	movw	r3, #599	@ 0x257
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	e003      	b.n	8000818 <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_WritePos - 1;
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <ColorBuffer_GetLatest+0x4c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	3b01      	subs	r3, #1
 8000816:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	4613      	mov	r3, r2
 800081c:	005b      	lsls	r3, r3, #1
 800081e:	4413      	add	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4a06      	ldr	r2, [pc, #24]	@ (800083c <ColorBuffer_GetLatest+0x50>)
 8000824:	4413      	add	r3, r2
}
 8000826:	4618      	mov	r0, r3
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	20002320 	.word	0x20002320
 8000838:	2000231c 	.word	0x2000231c
 800083c:	200006fc 	.word	0x200006fc

08000840 <ColorBuffer_GetByTimeOffset>:

ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]

    uint32_t maxOffset = COLOR_BUFFER_SIZE * timer_interval;
 8000848:	4b27      	ldr	r3, [pc, #156]	@ (80008e8 <ColorBuffer_GetByTimeOffset+0xa8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000850:	fb02 f303 	mul.w	r3, r2, r3
 8000854:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d003      	beq.n	8000864 <ColorBuffer_GetByTimeOffset+0x24>
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	429a      	cmp	r2, r3
 8000862:	d901      	bls.n	8000868 <ColorBuffer_GetByTimeOffset+0x28>
        return NULL;
 8000864:	2300      	movs	r3, #0
 8000866:	e03b      	b.n	80008e0 <ColorBuffer_GetByTimeOffset+0xa0>
    }

    uint32_t currentTime = HAL_GetTick();
 8000868:	f003 f9aa 	bl	8003bc0 <HAL_GetTick>
 800086c:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	1ad3      	subs	r3, r2, r3
 8000874:	60fb      	str	r3, [r7, #12]

    uint32_t index;
    if (ColorBuffer_WritePos == 0) {
 8000876:	4b1d      	ldr	r3, [pc, #116]	@ (80008ec <ColorBuffer_GetByTimeOffset+0xac>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d103      	bne.n	8000886 <ColorBuffer_GetByTimeOffset+0x46>
        index = COLOR_BUFFER_SIZE - 1;
 800087e:	f240 2357 	movw	r3, #599	@ 0x257
 8000882:	61fb      	str	r3, [r7, #28]
 8000884:	e003      	b.n	800088e <ColorBuffer_GetByTimeOffset+0x4e>
    } else {
        index = ColorBuffer_WritePos - 1;
 8000886:	4b19      	ldr	r3, [pc, #100]	@ (80008ec <ColorBuffer_GetByTimeOffset+0xac>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	3b01      	subs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
    }

    for (uint32_t i = 0; i < COLOR_BUFFER_SIZE; i++) {
 800088e:	2300      	movs	r3, #0
 8000890:	61bb      	str	r3, [r7, #24]
 8000892:	e020      	b.n	80008d6 <ColorBuffer_GetByTimeOffset+0x96>
        if (ColorBuffer[index].timestamp <= targetTime) {
 8000894:	4916      	ldr	r1, [pc, #88]	@ (80008f0 <ColorBuffer_GetByTimeOffset+0xb0>)
 8000896:	69fa      	ldr	r2, [r7, #28]
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	3308      	adds	r3, #8
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d307      	bcc.n	80008bc <ColorBuffer_GetByTimeOffset+0x7c>
            return &ColorBuffer[index];
 80008ac:	69fa      	ldr	r2, [r7, #28]
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4a0e      	ldr	r2, [pc, #56]	@ (80008f0 <ColorBuffer_GetByTimeOffset+0xb0>)
 80008b8:	4413      	add	r3, r2
 80008ba:	e011      	b.n	80008e0 <ColorBuffer_GetByTimeOffset+0xa0>
        }

        if (index == 0) {
 80008bc:	69fb      	ldr	r3, [r7, #28]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d103      	bne.n	80008ca <ColorBuffer_GetByTimeOffset+0x8a>
            index = COLOR_BUFFER_SIZE - 1;
 80008c2:	f240 2357 	movw	r3, #599	@ 0x257
 80008c6:	61fb      	str	r3, [r7, #28]
 80008c8:	e002      	b.n	80008d0 <ColorBuffer_GetByTimeOffset+0x90>
        } else {
            index--;
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	3b01      	subs	r3, #1
 80008ce:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < COLOR_BUFFER_SIZE; i++) {
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	3301      	adds	r3, #1
 80008d4:	61bb      	str	r3, [r7, #24]
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80008dc:	d3da      	bcc.n	8000894 <ColorBuffer_GetByTimeOffset+0x54>
        }
    }
    return NULL;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3720      	adds	r7, #32
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	2000231c 	.word	0x2000231c
 80008f0:	200006fc 	.word	0x200006fc

080008f4 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 80008fe:	2300      	movs	r3, #0
 8000900:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000902:	e014      	b.n	800092e <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000904:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000908:	021b      	lsls	r3, r3, #8
 800090a:	b21a      	sxth	r2, r3
 800090c:	89fb      	ldrh	r3, [r7, #14]
 800090e:	0a1b      	lsrs	r3, r3, #8
 8000910:	b29b      	uxth	r3, r3
 8000912:	4618      	mov	r0, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	1c59      	adds	r1, r3, #1
 8000918:	6079      	str	r1, [r7, #4]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4043      	eors	r3, r0
 800091e:	b2db      	uxtb	r3, r3
 8000920:	4909      	ldr	r1, [pc, #36]	@ (8000948 <crc16_ccitt+0x54>)
 8000922:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000926:	b21b      	sxth	r3, r3
 8000928:	4053      	eors	r3, r2
 800092a:	b21b      	sxth	r3, r3
 800092c:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	1e5a      	subs	r2, r3, #1
 8000932:	603a      	str	r2, [r7, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d1e5      	bne.n	8000904 <crc16_ccitt+0x10>
    }
    return crc;
 8000938:	89fb      	ldrh	r3, [r7, #14]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	0800aaa4 	.word	0x0800aaa4

0800094c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b10      	ldr	r3, [pc, #64]	@ (8000998 <MX_DMA_Init+0x4c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a0f      	ldr	r2, [pc, #60]	@ (8000998 <MX_DMA_Init+0x4c>)
 800095c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <MX_DMA_Init+0x4c>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	200b      	movs	r0, #11
 8000974:	f003 fa0b 	bl	8003d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000978:	200b      	movs	r0, #11
 800097a:	f003 fa24 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	2011      	movs	r0, #17
 8000984:	f003 fa03 	bl	8003d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000988:	2011      	movs	r0, #17
 800098a:	f003 fa1c 	bl	8003dc6 <HAL_NVIC_EnableIRQ>

}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40023800 	.word	0x40023800

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	@ 0x28
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	4b3d      	ldr	r3, [pc, #244]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a3c      	ldr	r2, [pc, #240]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b3a      	ldr	r3, [pc, #232]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	4a35      	ldr	r2, [pc, #212]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009de:	4b33      	ldr	r3, [pc, #204]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	4b2f      	ldr	r3, [pc, #188]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a2e      	ldr	r2, [pc, #184]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b28      	ldr	r3, [pc, #160]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a27      	ldr	r2, [pc, #156]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2108      	movs	r1, #8
 8000a26:	4822      	ldr	r0, [pc, #136]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a28:	f003 ffb0 	bl	800498c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2120      	movs	r1, #32
 8000a30:	4820      	ldr	r0, [pc, #128]	@ (8000ab4 <MX_GPIO_Init+0x118>)
 8000a32:	f003 ffab 	bl	800498c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4818      	ldr	r0, [pc, #96]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a4e:	f003 fdf1 	bl	8004634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a52:	2304      	movs	r3, #4
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a56:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	4812      	ldr	r0, [pc, #72]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a68:	f003 fde4 	bl	8004634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	480b      	ldr	r0, [pc, #44]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a84:	f003 fdd6 	bl	8004634 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a88:	2320      	movs	r3, #32
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <MX_GPIO_Init+0x118>)
 8000aa0:	f003 fdc8 	bl	8004634 <HAL_GPIO_Init>

}
 8000aa4:	bf00      	nop
 8000aa6:	3728      	adds	r7, #40	@ 0x28
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40020800 	.word	0x40020800
 8000ab4:	40020000 	.word	0x40020000

08000ab8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000abe:	4a13      	ldr	r2, [pc, #76]	@ (8000b0c <MX_I2C1_Init+0x54>)
 8000ac0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ac4:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <MX_I2C1_Init+0x58>)
 8000ac6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ad6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ada:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000adc:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aee:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000af6:	f003 ff63 	bl	80049c0 <HAL_I2C_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b00:	f000 f9e0 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20002324 	.word	0x20002324
 8000b0c:	40005400 	.word	0x40005400
 8000b10:	000186a0 	.word	0x000186a0

08000b14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	@ 0x28
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a50      	ldr	r2, [pc, #320]	@ (8000c74 <HAL_I2C_MspInit+0x160>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	f040 8099 	bne.w	8000c6a <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	4a4d      	ldr	r2, [pc, #308]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b42:	f043 0302 	orr.w	r3, r3, #2
 8000b46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b48:	4b4b      	ldr	r3, [pc, #300]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	f003 0302 	and.w	r3, r3, #2
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b54:	23c0      	movs	r3, #192	@ 0xc0
 8000b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b58:	2312      	movs	r3, #18
 8000b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b64:	2304      	movs	r3, #4
 8000b66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4843      	ldr	r0, [pc, #268]	@ (8000c7c <HAL_I2C_MspInit+0x168>)
 8000b70:	f003 fd60 	bl	8004634 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	4b3f      	ldr	r3, [pc, #252]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7c:	4a3e      	ldr	r2, [pc, #248]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b84:	4b3c      	ldr	r3, [pc, #240]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000b90:	4b3b      	ldr	r3, [pc, #236]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000b92:	4a3c      	ldr	r2, [pc, #240]	@ (8000c84 <HAL_I2C_MspInit+0x170>)
 8000b94:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000b96:	4b3a      	ldr	r3, [pc, #232]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000b98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b9c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b9e:	4b38      	ldr	r3, [pc, #224]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ba4:	4b36      	ldr	r3, [pc, #216]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000baa:	4b35      	ldr	r3, [pc, #212]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bb0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bb2:	4b33      	ldr	r3, [pc, #204]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bb8:	4b31      	ldr	r3, [pc, #196]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000bbe:	4b30      	ldr	r3, [pc, #192]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bc6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000bca:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000bd2:	482b      	ldr	r0, [pc, #172]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bd4:	f003 f912 	bl	8003dfc <HAL_DMA_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000bde:	f000 f971 	bl	8000ec4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a26      	ldr	r2, [pc, #152]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000be6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000be8:	4a25      	ldr	r2, [pc, #148]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000bee:	4b26      	ldr	r3, [pc, #152]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bf0:	4a26      	ldr	r2, [pc, #152]	@ (8000c8c <HAL_I2C_MspInit+0x178>)
 8000bf2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000bf4:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bf6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000bfa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bfc:	4b22      	ldr	r3, [pc, #136]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bfe:	2240      	movs	r2, #64	@ 0x40
 8000c00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c02:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c08:	4b1f      	ldr	r3, [pc, #124]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c0e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c22:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c28:	4b17      	ldr	r3, [pc, #92]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000c2e:	4816      	ldr	r0, [pc, #88]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c30:	f003 f8e4 	bl	8003dfc <HAL_DMA_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000c3a:	f000 f943 	bl	8000ec4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c42:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c44:	4a10      	ldr	r2, [pc, #64]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	201f      	movs	r0, #31
 8000c50:	f003 f89d 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c54:	201f      	movs	r0, #31
 8000c56:	f003 f8b6 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	2020      	movs	r0, #32
 8000c60:	f003 f895 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c64:	2020      	movs	r0, #32
 8000c66:	f003 f8ae 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c6a:	bf00      	nop
 8000c6c:	3728      	adds	r7, #40	@ 0x28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40005400 	.word	0x40005400
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020400 	.word	0x40020400
 8000c80:	20002378 	.word	0x20002378
 8000c84:	40026010 	.word	0x40026010
 8000c88:	200023d8 	.word	0x200023d8
 8000c8c:	400260a0 	.word	0x400260a0

08000c90 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a13      	ldr	r2, [pc, #76]	@ (8000ce8 <HAL_UART_TxCpltCallback+0x58>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d11e      	bne.n	8000cde <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000ca0:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_UART_TxCpltCallback+0x5c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d018      	beq.n	8000cde <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000cac:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a10      	ldr	r2, [pc, #64]	@ (8000cf4 <HAL_UART_TxCpltCallback+0x64>)
 8000cb2:	5cd3      	ldrb	r3, [r2, r3]
 8000cb4:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cbe:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000cc8:	db02      	blt.n	8000cd0 <HAL_UART_TxCpltCallback+0x40>
 8000cca:	4b09      	ldr	r3, [pc, #36]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000cd0:	f107 030f 	add.w	r3, r7, #15
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4803      	ldr	r0, [pc, #12]	@ (8000ce8 <HAL_UART_TxCpltCallback+0x58>)
 8000cda:	f008 f9d9 	bl	8009090 <HAL_UART_Transmit_IT>
	   }
   }
}
 8000cde:	bf00      	nop
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200026c0 	.word	0x200026c0
 8000cec:	200006ec 	.word	0x200006ec
 8000cf0:	200006f0 	.word	0x200006f0
 8000cf4:	20000084 	.word	0x20000084

08000cf8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a0e      	ldr	r2, [pc, #56]	@ (8000d3c <HAL_UART_RxCpltCallback+0x44>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d114      	bne.n	8000d32 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d10:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d18:	dd02      	ble.n	8000d20 <HAL_UART_RxCpltCallback+0x28>
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	@ (8000d44 <HAL_UART_RxCpltCallback+0x4c>)
 8000d26:	4413      	add	r3, r2
 8000d28:	2201      	movs	r2, #1
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <HAL_UART_RxCpltCallback+0x44>)
 8000d2e:	f008 f9e5 	bl	80090fc <HAL_UART_Receive_IT>

	 }
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200026c0 	.word	0x200026c0
 8000d40:	200006f4 	.word	0x200006f4
 8000d44:	2000066c 	.word	0x2000066c

08000d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d4c:	f002 fed2 	bl	8003af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d50:	f000 f824 	bl	8000d9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d54:	f7ff fe22 	bl	800099c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d58:	f7ff fdf8 	bl	800094c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d5c:	f002 fe26 	bl	80039ac <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000d60:	f7ff feaa 	bl	8000ab8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000d64:	f002 fdac 	bl	80038c0 <MX_TIM3_Init>
  TCS34725_Init(&hi2c1);
 8000d68:	4808      	ldr	r0, [pc, #32]	@ (8000d8c <main+0x44>)
 8000d6a:	f002 fccd 	bl	8003708 <TCS34725_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4907      	ldr	r1, [pc, #28]	@ (8000d90 <main+0x48>)
 8000d72:	4808      	ldr	r0, [pc, #32]	@ (8000d94 <main+0x4c>)
 8000d74:	f008 f9c2 	bl	80090fc <HAL_UART_Receive_IT>
  UART_TX_FSend("STM INIT\n");
 8000d78:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <main+0x50>)
 8000d7a:	f7ff fc81 	bl	8000680 <UART_TX_FSend>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    process_protocol_data();
 8000d7e:	f001 fc03 	bl	8002588 <process_protocol_data>
    TCS34725_HandleLoop(&hi2c1);
 8000d82:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <main+0x44>)
 8000d84:	f002 fd06 	bl	8003794 <TCS34725_HandleLoop>
    process_protocol_data();
 8000d88:	bf00      	nop
 8000d8a:	e7f8      	b.n	8000d7e <main+0x36>
 8000d8c:	20002324 	.word	0x20002324
 8000d90:	2000066c 	.word	0x2000066c
 8000d94:	200026c0 	.word	0x200026c0
 8000d98:	0800a984 	.word	0x0800a984

08000d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b094      	sub	sp, #80	@ 0x50
 8000da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	2234      	movs	r2, #52	@ 0x34
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f009 f94c 	bl	800a048 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	f107 0308 	add.w	r3, r7, #8
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <SystemClock_Config+0xd4>)
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc8:	4a29      	ldr	r2, [pc, #164]	@ (8000e70 <SystemClock_Config+0xd4>)
 8000dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dce:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dd0:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <SystemClock_Config+0xd4>)
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ddc:	2300      	movs	r3, #0
 8000dde:	603b      	str	r3, [r7, #0]
 8000de0:	4b24      	ldr	r3, [pc, #144]	@ (8000e74 <SystemClock_Config+0xd8>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000de8:	4a22      	ldr	r2, [pc, #136]	@ (8000e74 <SystemClock_Config+0xd8>)
 8000dea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	4b20      	ldr	r3, [pc, #128]	@ (8000e74 <SystemClock_Config+0xd8>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000df8:	603b      	str	r3, [r7, #0]
 8000dfa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e00:	2301      	movs	r3, #1
 8000e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e04:	2310      	movs	r3, #16
 8000e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e10:	2310      	movs	r3, #16
 8000e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e14:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e22:	2302      	movs	r3, #2
 8000e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e26:	f107 031c 	add.w	r3, r7, #28
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f007 f9a4 	bl	8008178 <HAL_RCC_OscConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e36:	f000 f845 	bl	8000ec4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e3a:	230f      	movs	r3, #15
 8000e3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	2102      	movs	r1, #2
 8000e56:	4618      	mov	r0, r3
 8000e58:	f006 fe44 	bl	8007ae4 <HAL_RCC_ClockConfig>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000e62:	f000 f82f 	bl	8000ec4 <Error_Handler>
  }
}
 8000e66:	bf00      	nop
 8000e68:	3750      	adds	r7, #80	@ 0x50
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40007000 	.word	0x40007000

08000e78 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d110      	bne.n	8000eac <HAL_TIM_PeriodElapsedCallback+0x34>
		timer_counter++;
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	4a09      	ldr	r2, [pc, #36]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e92:	6013      	str	r3, [r2, #0]
		if (timer_counter >= timer_interval) {
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d305      	bcc.n	8000eac <HAL_TIM_PeriodElapsedCallback+0x34>
			TCS34725_Start_DMA_Read(&hi2c1);
 8000ea0:	4807      	ldr	r0, [pc, #28]	@ (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000ea2:	f002 fc99 	bl	80037d8 <TCS34725_Start_DMA_Read>
			timer_counter=0;
 8000ea6:	4b04      	ldr	r3, [pc, #16]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40000400 	.word	0x40000400
 8000eb8:	20002438 	.word	0x20002438
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20002324 	.word	0x20002324

08000ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec8:	b672      	cpsid	i
}
 8000eca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <Error_Handler+0x8>

08000ed0 <format_ans_data>:
    TCS34725_INTEGRATIONTIME_700MS  // Index 4
};


static int format_ans_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af04      	add	r7, sp, #16
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
	return snprintf(buffer, buffer_size, "ANS"
			"R%05u"
			"G%05u"
			"B%05u"
			"C%05u", data->r, data->g, data->b, data->c);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	885b      	ldrh	r3, [r3, #2]
	return snprintf(buffer, buffer_size, "ANS"
 8000ee0:	4618      	mov	r0, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	889b      	ldrh	r3, [r3, #4]
	return snprintf(buffer, buffer_size, "ANS"
 8000ee6:	461a      	mov	r2, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	88db      	ldrh	r3, [r3, #6]
	return snprintf(buffer, buffer_size, "ANS"
 8000eec:	4619      	mov	r1, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	881b      	ldrh	r3, [r3, #0]
	return snprintf(buffer, buffer_size, "ANS"
 8000ef2:	9302      	str	r3, [sp, #8]
 8000ef4:	9101      	str	r1, [sp, #4]
 8000ef6:	9200      	str	r2, [sp, #0]
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a05      	ldr	r2, [pc, #20]	@ (8000f10 <format_ans_data+0x40>)
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f009 f82a 	bl	8009f58 <sniprintf>
 8000f04:	4603      	mov	r3, r0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	0800a990 	.word	0x0800a990

08000f14 <convert_char_to_int>:


int convert_char_to_int(char *str) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	int result = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff f97f 	bl	8000224 <strlen>
 8000f26:	4603      	mov	r3, r0
 8000f28:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	e01e      	b.n	8000f6e <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f3a:	d905      	bls.n	8000f48 <convert_char_to_int+0x34>
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b39      	cmp	r3, #57	@ 0x39
 8000f46:	d902      	bls.n	8000f4e <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 8000f48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f4c:	e014      	b.n	8000f78 <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	4613      	mov	r3, r2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	4413      	add	r3, r2
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	4619      	mov	r1, r3
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	4413      	add	r3, r2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	3b30      	subs	r3, #48	@ 0x30
 8000f64:	440b      	add	r3, r1
 8000f66:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	dbdc      	blt.n	8000f30 <convert_char_to_int+0x1c>
	}
	return result;
 8000f76:	697b      	ldr	r3, [r7, #20]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <convert_hex_to_int>:


uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	e035      	b.n	8001000 <convert_hex_to_int+0x80>
		result <<= 4;
 8000f94:	89fb      	ldrh	r3, [r7, #14]
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	2b2f      	cmp	r3, #47	@ 0x2f
 8000fa4:	d910      	bls.n	8000fc8 <convert_hex_to_int+0x48>
 8000fa6:	687a      	ldr	r2, [r7, #4]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b39      	cmp	r3, #57	@ 0x39
 8000fb0:	d80a      	bhi.n	8000fc8 <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	89fb      	ldrh	r3, [r7, #14]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	3b30      	subs	r3, #48	@ 0x30
 8000fc4:	81fb      	strh	r3, [r7, #14]
 8000fc6:	e018      	b.n	8000ffa <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	4413      	add	r3, r2
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b40      	cmp	r3, #64	@ 0x40
 8000fd2:	d910      	bls.n	8000ff6 <convert_hex_to_int+0x76>
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	4413      	add	r3, r2
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b46      	cmp	r3, #70	@ 0x46
 8000fde:	d80a      	bhi.n	8000ff6 <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	89fb      	ldrh	r3, [r7, #14]
 8000fec:	4413      	add	r3, r2
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	3b37      	subs	r3, #55	@ 0x37
 8000ff2:	81fb      	strh	r3, [r7, #14]
 8000ff4:	e001      	b.n	8000ffa <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	e007      	b.n	800100a <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	429a      	cmp	r2, r3
 8001006:	d3c5      	bcc.n	8000f94 <convert_hex_to_int+0x14>
		}
	}
	return result;
 8001008:	89fb      	ldrh	r3, [r7, #14]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3714      	adds	r7, #20
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <get_integration_time_ms>:


uint16_t get_integration_time_ms(uint8_t index) {
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
    switch (index) {
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2b04      	cmp	r3, #4
 8001026:	d818      	bhi.n	800105a <get_integration_time_ms+0x42>
 8001028:	a201      	add	r2, pc, #4	@ (adr r2, 8001030 <get_integration_time_ms+0x18>)
 800102a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102e:	bf00      	nop
 8001030:	08001045 	.word	0x08001045
 8001034:	08001049 	.word	0x08001049
 8001038:	0800104d 	.word	0x0800104d
 800103c:	08001051 	.word	0x08001051
 8001040:	08001055 	.word	0x08001055
        case 0: return 3;   // 2.4ms
 8001044:	2303      	movs	r3, #3
 8001046:	e009      	b.n	800105c <get_integration_time_ms+0x44>
        case 1: return 24;  // 24ms
 8001048:	2318      	movs	r3, #24
 800104a:	e007      	b.n	800105c <get_integration_time_ms+0x44>
        case 2: return 101; // 101ms
 800104c:	2365      	movs	r3, #101	@ 0x65
 800104e:	e005      	b.n	800105c <get_integration_time_ms+0x44>
        case 3: return 154; // 154ms
 8001050:	239a      	movs	r3, #154	@ 0x9a
 8001052:	e003      	b.n	800105c <get_integration_time_ms+0x44>
        case 4: return 700; // 700ms
 8001054:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8001058:	e000      	b.n	800105c <get_integration_time_ms+0x44>
        default: return 0;
 800105a:	2300      	movs	r3, #0
    }
}
 800105c:	4618      	mov	r0, r3
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <hex_decode_string>:


int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	@ 0x28
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
	if (!hex_str || !output || output_size == 0) {
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d005      	beq.n	8001086 <hex_decode_string+0x1e>
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d002      	beq.n	8001086 <hex_decode_string+0x1e>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d102      	bne.n	800108c <hex_decode_string+0x24>
		return -1;
 8001086:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800108a:	e051      	b.n	8001130 <hex_decode_string+0xc8>
	}

	size_t hex_len = strlen(hex_str);
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff f8c9 	bl	8000224 <strlen>
 8001092:	6238      	str	r0, [r7, #32]
	if (hex_len % 2 != 0) {
 8001094:	6a3b      	ldr	r3, [r7, #32]
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <hex_decode_string+0x3c>
		return -1;
 800109e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010a2:	e045      	b.n	8001130 <hex_decode_string+0xc8>
	}

	size_t byte_count = hex_len / 2;
 80010a4:	6a3b      	ldr	r3, [r7, #32]
 80010a6:	085b      	lsrs	r3, r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
	if (byte_count >= output_size) {
 80010aa:	69fa      	ldr	r2, [r7, #28]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d302      	bcc.n	80010b8 <hex_decode_string+0x50>
		return -1;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010b6:	e03b      	b.n	8001130 <hex_decode_string+0xc8>
	}

	for (size_t i = 0; i < byte_count; i++) {
 80010b8:	2300      	movs	r3, #0
 80010ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80010bc:	e02e      	b.n	800111c <hex_decode_string+0xb4>
		char hex_pair[3] = { hex_str[i * 2], hex_str[i * 2 + 1], '\0' };
 80010be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	4413      	add	r3, r2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	3301      	adds	r3, #1
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	757b      	strb	r3, [r7, #21]
 80010d8:	2300      	movs	r3, #0
 80010da:	75bb      	strb	r3, [r7, #22]
		uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2102      	movs	r1, #2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff4c 	bl	8000f80 <convert_hex_to_int>
 80010e8:	4603      	mov	r3, r0
 80010ea:	837b      	strh	r3, [r7, #26]
		if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 80010ec:	8b7b      	ldrh	r3, [r7, #26]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d10b      	bne.n	800110a <hex_decode_string+0xa2>
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4910      	ldr	r1, [pc, #64]	@ (8001138 <hex_decode_string+0xd0>)
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff f889 	bl	8000210 <strcmp>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <hex_decode_string+0xa2>
			return -1;
 8001104:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001108:	e012      	b.n	8001130 <hex_decode_string+0xc8>
		}
		output[i] = (char) byte_val;
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110e:	4413      	add	r3, r2
 8001110:	8b7a      	ldrh	r2, [r7, #26]
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < byte_count; i++) {
 8001116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001118:	3301      	adds	r3, #1
 800111a:	627b      	str	r3, [r7, #36]	@ 0x24
 800111c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	429a      	cmp	r2, r3
 8001122:	d3cc      	bcc.n	80010be <hex_decode_string+0x56>
	}

	output[byte_count] = '\0';
 8001124:	68ba      	ldr	r2, [r7, #8]
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	4413      	add	r3, r2
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
	return (int) byte_count;
 800112e:	69fb      	ldr	r3, [r7, #28]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3728      	adds	r7, #40	@ 0x28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	0800a9a8 	.word	0x0800a9a8

0800113c <hex_encode_string>:


int hex_encode_string(const char *input, char *output, size_t output_size) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
	if (!input || !output || output_size == 0) {
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d005      	beq.n	800115a <hex_encode_string+0x1e>
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d002      	beq.n	800115a <hex_encode_string+0x1e>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d102      	bne.n	8001160 <hex_encode_string+0x24>
		return -1;
 800115a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800115e:	e02c      	b.n	80011ba <hex_encode_string+0x7e>
	}

	size_t input_len = strlen(input);
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff f85f 	bl	8000224 <strlen>
 8001166:	61b8      	str	r0, [r7, #24]
	size_t required_size = input_len * 2 + 1;
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	3301      	adds	r3, #1
 800116e:	617b      	str	r3, [r7, #20]

	if (required_size > output_size) {
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	429a      	cmp	r2, r3
 8001176:	d902      	bls.n	800117e <hex_encode_string+0x42>
		return -1;
 8001178:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800117c:	e01d      	b.n	80011ba <hex_encode_string+0x7e>
	}

	for (size_t i = 0; i < input_len; i++) {
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
 8001182:	e00e      	b.n	80011a2 <hex_encode_string+0x66>
		sprintf(&output[i * 2], "%02X", (uint8_t) input[i]);
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	18d0      	adds	r0, r2, r3
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	490b      	ldr	r1, [pc, #44]	@ (80011c4 <hex_encode_string+0x88>)
 8001198:	f008 ff14 	bl	8009fc4 <siprintf>
	for (size_t i = 0; i < input_len; i++) {
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	3301      	adds	r3, #1
 80011a0:	61fb      	str	r3, [r7, #28]
 80011a2:	69fa      	ldr	r2, [r7, #28]
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d3ec      	bcc.n	8001184 <hex_encode_string+0x48>
	}

	output[input_len * 2] = '\0';
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	68ba      	ldr	r2, [r7, #8]
 80011b0:	4413      	add	r3, r2
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
	return (int) (input_len * 2);
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	005b      	lsls	r3, r3, #1
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3720      	adds	r7, #32
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	0800a9ac 	.word	0x0800a9ac

080011c8 <parse_command>:


Command parse_command(const char *command_str) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d102      	bne.n	80011dc <parse_command+0x14>
		return CMD_INVALID;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011da:	e06d      	b.n	80012b8 <parse_command+0xf0>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 80011dc:	4938      	ldr	r1, [pc, #224]	@ (80012c0 <parse_command+0xf8>)
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff f816 	bl	8000210 <strcmp>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d101      	bne.n	80011ee <parse_command+0x26>
		return START_CMD;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e064      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 80011ee:	4935      	ldr	r1, [pc, #212]	@ (80012c4 <parse_command+0xfc>)
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff f80d 	bl	8000210 <strcmp>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d101      	bne.n	8001200 <parse_command+0x38>
		return STOP_CMD;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e05b      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 8001200:	4931      	ldr	r1, [pc, #196]	@ (80012c8 <parse_command+0x100>)
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff f804 	bl	8000210 <strcmp>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <parse_command+0x4a>
		return SETINT_CMD;
 800120e:	2302      	movs	r3, #2
 8001210:	e052      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 8001212:	492e      	ldr	r1, [pc, #184]	@ (80012cc <parse_command+0x104>)
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7fe fffb 	bl	8000210 <strcmp>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <parse_command+0x5c>
		return SETGAIN_CMD;
 8001220:	2303      	movs	r3, #3
 8001222:	e049      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 8001224:	492a      	ldr	r1, [pc, #168]	@ (80012d0 <parse_command+0x108>)
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7fe fff2 	bl	8000210 <strcmp>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <parse_command+0x6e>
		return SETTIME_CMD;
 8001232:	2304      	movs	r3, #4
 8001234:	e040      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 8001236:	4927      	ldr	r1, [pc, #156]	@ (80012d4 <parse_command+0x10c>)
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7fe ffe9 	bl	8000210 <strcmp>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d101      	bne.n	8001248 <parse_command+0x80>
		return GETINT_CMD;
 8001244:	2306      	movs	r3, #6
 8001246:	e037      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 8001248:	4923      	ldr	r1, [pc, #140]	@ (80012d8 <parse_command+0x110>)
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7fe ffe0 	bl	8000210 <strcmp>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d101      	bne.n	800125a <parse_command+0x92>
		return GETGAIN_CMD;
 8001256:	2307      	movs	r3, #7
 8001258:	e02e      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 800125a:	4920      	ldr	r1, [pc, #128]	@ (80012dc <parse_command+0x114>)
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7fe ffd7 	bl	8000210 <strcmp>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <parse_command+0xa4>
		return GETTIME_CMD;
 8001268:	2308      	movs	r3, #8
 800126a:	e025      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 800126c:	491c      	ldr	r1, [pc, #112]	@ (80012e0 <parse_command+0x118>)
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7fe ffce 	bl	8000210 <strcmp>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <parse_command+0xb6>
		return RDRAW_CMD;
 800127a:	230a      	movs	r3, #10
 800127c:	e01c      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 800127e:	4919      	ldr	r1, [pc, #100]	@ (80012e4 <parse_command+0x11c>)
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7fe ffc5 	bl	8000210 <strcmp>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <parse_command+0xc8>
		return RDARC_CMD;
 800128c:	230b      	movs	r3, #11
 800128e:	e013      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 8001290:	4915      	ldr	r1, [pc, #84]	@ (80012e8 <parse_command+0x120>)
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7fe ffbc 	bl	8000210 <strcmp>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d101      	bne.n	80012a2 <parse_command+0xda>
		return SETLED_CMD;
 800129e:	2305      	movs	r3, #5
 80012a0:	e00a      	b.n	80012b8 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 80012a2:	4912      	ldr	r1, [pc, #72]	@ (80012ec <parse_command+0x124>)
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7fe ffb3 	bl	8000210 <strcmp>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d101      	bne.n	80012b4 <parse_command+0xec>
		return GETLED_CMD;
 80012b0:	2309      	movs	r3, #9
 80012b2:	e001      	b.n	80012b8 <parse_command+0xf0>
	}

	return CMD_INVALID;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	0800a9b4 	.word	0x0800a9b4
 80012c4:	0800a9bc 	.word	0x0800a9bc
 80012c8:	0800a9c4 	.word	0x0800a9c4
 80012cc:	0800a9cc 	.word	0x0800a9cc
 80012d0:	0800a9d4 	.word	0x0800a9d4
 80012d4:	0800a9dc 	.word	0x0800a9dc
 80012d8:	0800a9e4 	.word	0x0800a9e4
 80012dc:	0800a9ec 	.word	0x0800a9ec
 80012e0:	0800a9f4 	.word	0x0800a9f4
 80012e4:	0800a9fc 	.word	0x0800a9fc
 80012e8:	0800aa04 	.word	0x0800aa04
 80012ec:	0800aa0c 	.word	0x0800aa0c

080012f0 <get_command_param_len>:


uint8_t get_command_param_len(Command cmd) {
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 80012fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fe:	3b02      	subs	r3, #2
 8001300:	2b09      	cmp	r3, #9
 8001302:	d821      	bhi.n	8001348 <get_command_param_len+0x58>
 8001304:	a201      	add	r2, pc, #4	@ (adr r2, 800130c <get_command_param_len+0x1c>)
 8001306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130a:	bf00      	nop
 800130c:	08001335 	.word	0x08001335
 8001310:	08001339 	.word	0x08001339
 8001314:	0800133d 	.word	0x0800133d
 8001318:	08001345 	.word	0x08001345
 800131c:	08001349 	.word	0x08001349
 8001320:	08001349 	.word	0x08001349
 8001324:	08001349 	.word	0x08001349
 8001328:	08001349 	.word	0x08001349
 800132c:	08001349 	.word	0x08001349
 8001330:	08001341 	.word	0x08001341
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 8001334:	2305      	movs	r3, #5
 8001336:	e008      	b.n	800134a <get_command_param_len+0x5a>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 8001338:	2301      	movs	r3, #1
 800133a:	e006      	b.n	800134a <get_command_param_len+0x5a>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 800133c:	2301      	movs	r3, #1
 800133e:	e004      	b.n	800134a <get_command_param_len+0x5a>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 8001340:	2305      	movs	r3, #5
 8001342:	e002      	b.n	800134a <get_command_param_len+0x5a>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <get_command_param_len+0x5a>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0; // Brak parametrów
 8001348:	2300      	movs	r3, #0
	}
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop

08001358 <parse_frame>:

ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 8001358:	b590      	push	{r4, r7, lr}
 800135a:	b0ef      	sub	sp, #444	@ 0x1bc
 800135c:	af04      	add	r7, sp, #16
 800135e:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 8001362:	f5a4 74ce 	sub.w	r4, r4, #412	@ 0x19c
 8001366:	6020      	str	r0, [r4, #0]
 8001368:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 800136c:	f5a0 70d0 	sub.w	r0, r0, #416	@ 0x1a0
 8001370:	6001      	str	r1, [r0, #0]
 8001372:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001376:	f5a1 71d2 	sub.w	r1, r1, #420	@ 0x1a4
 800137a:	600a      	str	r2, [r1, #0]
 800137c:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001380:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001384:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 8001386:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800138a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d006      	beq.n	80013a2 <parse_frame+0x4a>
 8001394:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001398:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <parse_frame+0x50>
		return PARSE_INVALID_FORMAT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	f000 bd34 	b.w	8001e10 <parse_frame+0xab8>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 80013a8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80013ac:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b10      	cmp	r3, #16
 80013b4:	d802      	bhi.n	80013bc <parse_frame+0x64>
		return PARSE_TOO_SHORT;
 80013b6:	2302      	movs	r3, #2
 80013b8:	f000 bd2a 	b.w	8001e10 <parse_frame+0xab8>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	for (size_t i = 0; i < len; i++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80013c8:	e014      	b.n	80013f4 <parse_frame+0x9c>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 80013ca:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80013ce:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80013d8:	4413      	add	r3, r2
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b26      	cmp	r3, #38	@ 0x26
 80013de:	d104      	bne.n	80013ea <parse_frame+0x92>
			start_pos = i;
 80013e0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80013e4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			break;
 80013e8:	e00d      	b.n	8001406 <parse_frame+0xae>
	for (size_t i = 0; i < len; i++) {
 80013ea:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80013ee:	3301      	adds	r3, #1
 80013f0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80013f4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80013f8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80013fc:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	429a      	cmp	r2, r3
 8001404:	d3e1      	bcc.n	80013ca <parse_frame+0x72>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 8001406:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800140a:	3311      	adds	r3, #17
 800140c:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001410:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001414:	6812      	ldr	r2, [r2, #0]
 8001416:	429a      	cmp	r2, r3
 8001418:	d202      	bcs.n	8001420 <parse_frame+0xc8>
		return PARSE_TOO_SHORT;
 800141a:	2302      	movs	r3, #2
 800141c:	f000 bcf8 	b.w	8001e10 <parse_frame+0xab8>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 8001420:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001424:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	3b01      	subs	r3, #1
 800142c:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001430:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	4413      	add	r3, r2
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b2a      	cmp	r3, #42	@ 0x2a
 800143c:	d002      	beq.n	8001444 <parse_frame+0xec>
		return PARSE_INVALID_FORMAT;
 800143e:	2303      	movs	r3, #3
 8001440:	f000 bce6 	b.w	8001e10 <parse_frame+0xab8>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 8001444:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001448:	3301      	adds	r3, #1
 800144a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 800144e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001452:	330c      	adds	r3, #12
 8001454:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001458:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800145c:	3301      	adds	r3, #1
 800145e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001462:	e01d      	b.n	80014a0 <parse_frame+0x148>
		if (buffer[i] == '&' || buffer[i] == '*') {
 8001464:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001468:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001472:	4413      	add	r3, r2
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b26      	cmp	r3, #38	@ 0x26
 8001478:	d00a      	beq.n	8001490 <parse_frame+0x138>
 800147a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800147e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001488:	4413      	add	r3, r2
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b2a      	cmp	r3, #42	@ 0x2a
 800148e:	d102      	bne.n	8001496 <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 8001490:	2304      	movs	r3, #4
 8001492:	f000 bcbd 	b.w	8001e10 <parse_frame+0xab8>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001496:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800149a:	3301      	adds	r3, #1
 800149c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80014a0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80014a4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d208      	bcs.n	80014be <parse_frame+0x166>
 80014ac:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014b0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80014b4:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d3d2      	bcc.n	8001464 <parse_frame+0x10c>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80014be:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80014c2:	3303      	adds	r3, #3
 80014c4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80014c8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d202      	bcs.n	80014d8 <parse_frame+0x180>
		return PARSE_INVALID_FORMAT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	f000 bc9c 	b.w	8001e10 <parse_frame+0xab8>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 80014d8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014dc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80014e0:	6818      	ldr	r0, [r3, #0]
 80014e2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014e6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80014f0:	4413      	add	r3, r2
 80014f2:	2203      	movs	r2, #3
 80014f4:	4619      	mov	r1, r3
 80014f6:	f008 fdef 	bl	800a0d8 <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 80014fa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014fe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2200      	movs	r2, #0
 8001506:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 8001508:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800150c:	3303      	adds	r3, #3
 800150e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 8001512:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001516:	3303      	adds	r3, #3
 8001518:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800151c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	429a      	cmp	r2, r3
 8001524:	d202      	bcs.n	800152c <parse_frame+0x1d4>
		return PARSE_INVALID_FORMAT;
 8001526:	2303      	movs	r3, #3
 8001528:	f000 bc72 	b.w	8001e10 <parse_frame+0xab8>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 800152c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001530:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	1d18      	adds	r0, r3, #4
 8001538:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800153c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001546:	4413      	add	r3, r2
 8001548:	2203      	movs	r2, #3
 800154a:	4619      	mov	r1, r3
 800154c:	f008 fdc4 	bl	800a0d8 <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 8001550:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001554:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2200      	movs	r2, #0
 800155c:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 800155e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001562:	3303      	adds	r3, #3
 8001564:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 8001568:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800156c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	3304      	adds	r3, #4
 8001574:	49c8      	ldr	r1, [pc, #800]	@ (8001898 <parse_frame+0x540>)
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe fe4a 	bl	8000210 <strcmp>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d002      	beq.n	8001588 <parse_frame+0x230>
		return PARSE_WRONG_RECIPIENT;
 8001582:	2301      	movs	r3, #1
 8001584:	f000 bc44 	b.w	8001e10 <parse_frame+0xab8>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 8001588:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800158c:	3303      	adds	r3, #3
 800158e:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001592:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001596:	6812      	ldr	r2, [r2, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d202      	bcs.n	80015a2 <parse_frame+0x24a>
		return PARSE_INVALID_FORMAT;
 800159c:	2303      	movs	r3, #3
 800159e:	f000 bc37 	b.w	8001e10 <parse_frame+0xab8>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 80015a2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015a6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80015b0:	18d1      	adds	r1, r2, r3
 80015b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80015b6:	2203      	movs	r2, #3
 80015b8:	4618      	mov	r0, r3
 80015ba:	f008 fd8d 	bl	800a0d8 <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
	frame->data_len = convert_char_to_int(len_str);
 80015c4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fca3 	bl	8000f14 <convert_char_to_int>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015d6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 80015de:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015e2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	891b      	ldrh	r3, [r3, #8]
 80015ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015ee:	d902      	bls.n	80015f6 <parse_frame+0x29e>
		return PARSE_INVALID_FORMAT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	f000 bc0d 	b.w	8001e10 <parse_frame+0xab8>
	}
	pos += FIELD_DATA_LEN;
 80015f6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80015fa:	3303      	adds	r3, #3
 80015fc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 8001600:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001604:	3302      	adds	r3, #2
 8001606:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800160a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d201      	bcs.n	8001618 <parse_frame+0x2c0>
		return PARSE_INVALID_FORMAT;
 8001614:	2303      	movs	r3, #3
 8001616:	e3fb      	b.n	8001e10 <parse_frame+0xab8>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 8001618:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800161c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001626:	4413      	add	r3, r2
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	b29b      	uxth	r3, r3
 800162c:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	id_str[FIELD_ID_LEN] = '\0';
 8001630:	2300      	movs	r3, #0
 8001632:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
	frame->frame_id = convert_char_to_int(id_str);
 8001636:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fc6a 	bl	8000f14 <convert_char_to_int>
 8001640:	4603      	mov	r3, r0
 8001642:	b2da      	uxtb	r2, r3
 8001644:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001648:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	729a      	strb	r2, [r3, #10]
	pos += FIELD_ID_LEN;
 8001650:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001654:	3302      	adds	r3, #2
 8001656:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 800165a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800165e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	891b      	ldrh	r3, [r3, #8]
 8001666:	461a      	mov	r2, r3
 8001668:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800166c:	4413      	add	r3, r2
 800166e:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001672:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d201      	bcs.n	8001680 <parse_frame+0x328>
		return PARSE_INVALID_FORMAT;
 800167c:	2303      	movs	r3, #3
 800167e:	e3c7      	b.n	8001e10 <parse_frame+0xab8>
	}
	if (frame->data_len > 0) {
 8001680:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001684:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	891b      	ldrh	r3, [r3, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d04c      	beq.n	800172a <parse_frame+0x3d2>
		// Extract hex-encoded data field
		char hex_data[MAX_PAYLOAD_LEN + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 8001690:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001694:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800169e:	18d1      	adds	r1, r2, r3
 80016a0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016a4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	891b      	ldrh	r3, [r3, #8]
 80016ac:	461a      	mov	r2, r3
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	4618      	mov	r0, r3
 80016b4:	f008 fd10 	bl	800a0d8 <memcpy>
		hex_data[frame->data_len] = '\0';
 80016b8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016bc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	891b      	ldrh	r3, [r3, #8]
 80016c4:	461a      	mov	r2, r3
 80016c6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016ca:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80016ce:	2100      	movs	r1, #0
 80016d0:	5499      	strb	r1, [r3, r2]

		// Validate hex data length (must be even)
		if (frame->data_len % 2 != 0) {
 80016d2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016d6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	891b      	ldrh	r3, [r3, #8]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <parse_frame+0x394>
			return PARSE_LENGTH_MISMATCH;
 80016e8:	2305      	movs	r3, #5
 80016ea:	e391      	b.n	8001e10 <parse_frame+0xab8>
		}

		// Decode hex string to ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data,
 80016ec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016f0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f103 010b 	add.w	r1, r3, #11
 80016fa:	f107 0310 	add.w	r3, r7, #16
 80016fe:	f240 1201 	movw	r2, #257	@ 0x101
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fcb0 	bl	8001068 <hex_decode_string>
 8001708:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
				sizeof(frame->data));
		if (decoded_len < 0) {
 800170c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001710:	2b00      	cmp	r3, #0
 8001712:	da01      	bge.n	8001718 <parse_frame+0x3c0>
			return PARSE_INVALID_FORMAT;
 8001714:	2303      	movs	r3, #3
 8001716:	e37b      	b.n	8001e10 <parse_frame+0xab8>
		}

		// Update data length to decoded length
		frame->data_len = decoded_len;
 8001718:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800171c:	b29a      	uxth	r2, r3
 800171e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001722:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	811a      	strh	r2, [r3, #8]
	}
	pos += (frame->data_len * 2); // Skip the original hex data in buffer (2 hex chars per byte)
 800172a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800172e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	891b      	ldrh	r3, [r3, #8]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	461a      	mov	r2, r3
 800173a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800173e:	4413      	add	r3, r2
 8001740:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_CRC_LEN > len - 1) {
 8001744:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001748:	1d1a      	adds	r2, r3, #4
 800174a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800174e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	3b01      	subs	r3, #1
 8001756:	429a      	cmp	r2, r3
 8001758:	d901      	bls.n	800175e <parse_frame+0x406>
		return PARSE_INVALID_FORMAT;
 800175a:	2303      	movs	r3, #3
 800175c:	e358      	b.n	8001e10 <parse_frame+0xab8>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 800175e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001762:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800176c:	4413      	add	r3, r2
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	crc_str[FIELD_CRC_LEN] = '\0';
 8001774:	2300      	movs	r3, #0
 8001776:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 800177a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800177e:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001782:	e01c      	b.n	80017be <parse_frame+0x466>
		if (buffer[i] == '&' || buffer[i] == '*') {
 8001784:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001788:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001792:	4413      	add	r3, r2
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b26      	cmp	r3, #38	@ 0x26
 8001798:	d00a      	beq.n	80017b0 <parse_frame+0x458>
 800179a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800179e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80017a8:	4413      	add	r3, r2
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80017ae:	d101      	bne.n	80017b4 <parse_frame+0x45c>
			return PARSE_FORBIDDEN_CHARS;
 80017b0:	2304      	movs	r3, #4
 80017b2:	e32d      	b.n	8001e10 <parse_frame+0xab8>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 80017b4:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80017b8:	3301      	adds	r3, #1
 80017ba:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 80017be:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017c2:	3304      	adds	r3, #4
 80017c4:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d3db      	bcc.n	8001784 <parse_frame+0x42c>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 80017cc:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80017d0:	2104      	movs	r1, #4
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fbd4 	bl	8000f80 <convert_hex_to_int>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017e0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 80017ea:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017ee:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d10a      	bne.n	8001812 <parse_frame+0x4ba>
 80017fc:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001800:	4926      	ldr	r1, [pc, #152]	@ (800189c <parse_frame+0x544>)
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fd04 	bl	8000210 <strcmp>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <parse_frame+0x4ba>
		return PARSE_INVALID_FORMAT;
 800180e:	2303      	movs	r3, #3
 8001810:	e2fe      	b.n	8001e10 <parse_frame+0xab8>
	}
	pos += FIELD_CRC_LEN;
 8001812:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001816:	3304      	adds	r3, #4
 8001818:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 800181c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001820:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	3b01      	subs	r3, #1
 8001828:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800182c:	429a      	cmp	r2, r3
 800182e:	d001      	beq.n	8001834 <parse_frame+0x4dc>
		return PARSE_INVALID_FORMAT;
 8001830:	2303      	movs	r3, #3
 8001832:	e2ed      	b.n	8001e10 <parse_frame+0xab8>
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 8001834:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001838:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800183c:	6818      	ldr	r0, [r3, #0]
 800183e:	f000 faef 	bl	8001e20 <calculate_frame_crc>
 8001842:	4603      	mov	r3, r0
 8001844:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

	if (calculated_crc != frame->crc) {
 8001848:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800184c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001856:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 800185a:	429a      	cmp	r2, r3
 800185c:	d061      	beq.n	8001922 <parse_frame+0x5ca>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 800185e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001862:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d058      	beq.n	800191e <parse_frame+0x5c6>
 800186c:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001870:	2bff      	cmp	r3, #255	@ 0xff
 8001872:	d954      	bls.n	800191e <parse_frame+0x5c6>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001874:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001878:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fcd0 	bl	8000224 <strlen>
 8001884:	4603      	mov	r3, r0
 8001886:	2b03      	cmp	r3, #3
 8001888:	d149      	bne.n	800191e <parse_frame+0x5c6>
			bool valid_sender = true;
 800188a:	2301      	movs	r3, #1
 800188c:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001890:	2300      	movs	r3, #0
 8001892:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001896:	e01f      	b.n	80018d8 <parse_frame+0x580>
 8001898:	0800aa14 	.word	0x0800aa14
 800189c:	0800aa18 	.word	0x0800aa18
				char c = frame->sender[i];
 80018a0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018a4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80018ae:	4413      	add	r3, r2
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
				if (c == '&' || c == '*') {
 80018b6:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 80018ba:	2b26      	cmp	r3, #38	@ 0x26
 80018bc:	d003      	beq.n	80018c6 <parse_frame+0x56e>
 80018be:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 80018c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80018c4:	d103      	bne.n	80018ce <parse_frame+0x576>
					valid_sender = false;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
					break;
 80018cc:	e008      	b.n	80018e0 <parse_frame+0x588>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80018ce:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80018d2:	3301      	adds	r3, #1
 80018d4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80018d8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80018dc:	2b02      	cmp	r3, #2
 80018de:	dddf      	ble.n	80018a0 <parse_frame+0x548>
				}
			}
			if (valid_sender) {
 80018e0:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d01a      	beq.n	800191e <parse_frame+0x5c6>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 80018e8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018ec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018f0:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 80018f2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018f6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	7a9b      	ldrb	r3, [r3, #10]
 80018fe:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001902:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001906:	2100      	movs	r1, #0
 8001908:	9102      	str	r1, [sp, #8]
 800190a:	2100      	movs	r1, #0
 800190c:	9101      	str	r1, [sp, #4]
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	4613      	mov	r3, r2
 8001912:	4aba      	ldr	r2, [pc, #744]	@ (8001bfc <parse_frame+0x8a4>)
 8001914:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001918:	6800      	ldr	r0, [r0, #0]
 800191a:	f000 fb3b 	bl	8001f94 <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 800191e:	2306      	movs	r3, #6
 8001920:	e276      	b.n	8001e10 <parse_frame+0xab8>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001928:	2300      	movs	r3, #0
 800192a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800192e:	e021      	b.n	8001974 <parse_frame+0x61c>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 8001930:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001934:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800193e:	4413      	add	r3, r2
 8001940:	330b      	adds	r3, #11
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b40      	cmp	r3, #64	@ 0x40
 8001946:	d924      	bls.n	8001992 <parse_frame+0x63a>
 8001948:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800194c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001956:	4413      	add	r3, r2
 8001958:	330b      	adds	r3, #11
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b5a      	cmp	r3, #90	@ 0x5a
 800195e:	d818      	bhi.n	8001992 <parse_frame+0x63a>
			cmd_name_len++;
 8001960:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001964:	3301      	adds	r3, #1
 8001966:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 800196a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800196e:	3301      	adds	r3, #1
 8001970:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001974:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001978:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	891b      	ldrh	r3, [r3, #8]
 8001980:	461a      	mov	r2, r3
 8001982:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001986:	4293      	cmp	r3, r2
 8001988:	d203      	bcs.n	8001992 <parse_frame+0x63a>
 800198a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800198e:	2bff      	cmp	r3, #255	@ 0xff
 8001990:	d9ce      	bls.n	8001930 <parse_frame+0x5d8>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 8001992:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001996:	2b00      	cmp	r3, #0
 8001998:	d15d      	bne.n	8001a56 <parse_frame+0x6fe>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 800199a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800199e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d054      	beq.n	8001a52 <parse_frame+0x6fa>
 80019a8:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80019ac:	2bff      	cmp	r3, #255	@ 0xff
 80019ae:	d950      	bls.n	8001a52 <parse_frame+0x6fa>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 80019b0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019b4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7fe fc32 	bl	8000224 <strlen>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b03      	cmp	r3, #3
 80019c4:	d145      	bne.n	8001a52 <parse_frame+0x6fa>
			bool valid_sender = true;
 80019c6:	2301      	movs	r3, #1
 80019c8:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80019cc:	2300      	movs	r3, #0
 80019ce:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80019d2:	e01b      	b.n	8001a0c <parse_frame+0x6b4>
				char c = frame->sender[i];
 80019d4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019d8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80019e2:	4413      	add	r3, r2
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
				if (c == '&' || c == '*') {
 80019ea:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 80019ee:	2b26      	cmp	r3, #38	@ 0x26
 80019f0:	d003      	beq.n	80019fa <parse_frame+0x6a2>
 80019f2:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 80019f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80019f8:	d103      	bne.n	8001a02 <parse_frame+0x6aa>
					valid_sender = false;
 80019fa:	2300      	movs	r3, #0
 80019fc:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
					break;
 8001a00:	e008      	b.n	8001a14 <parse_frame+0x6bc>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a02:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001a06:	3301      	adds	r3, #1
 8001a08:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001a0c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	dddf      	ble.n	80019d4 <parse_frame+0x67c>
				}
			}
			if (valid_sender) {
 8001a14:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d01a      	beq.n	8001a52 <parse_frame+0x6fa>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001a1c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a20:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a24:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001a26:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a2a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	7a9b      	ldrb	r3, [r3, #10]
 8001a32:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001a36:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	9102      	str	r1, [sp, #8]
 8001a3e:	2100      	movs	r1, #0
 8001a40:	9101      	str	r1, [sp, #4]
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	4613      	mov	r3, r2
 8001a46:	4a6d      	ldr	r2, [pc, #436]	@ (8001bfc <parse_frame+0x8a4>)
 8001a48:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001a4c:	6800      	ldr	r0, [r0, #0]
 8001a4e:	f000 faa1 	bl	8001f94 <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001a52:	2307      	movs	r3, #7
 8001a54:	e1dc      	b.n	8001e10 <parse_frame+0xab8>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 8001a56:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a5a:	2b1f      	cmp	r3, #31
 8001a5c:	d902      	bls.n	8001a64 <parse_frame+0x70c>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001a5e:	231f      	movs	r3, #31
 8001a60:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001a64:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a68:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f103 010b 	add.w	r1, r3, #11
 8001a72:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001a76:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f008 fb2c 	bl	800a0d8 <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001a80:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001a84:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a88:	4413      	add	r3, r2
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001a8e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fb98 	bl	80011c8 <parse_command>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
	if (cmd == CMD_INVALID) {
 8001a9e:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001aa2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001aa6:	d15d      	bne.n	8001b64 <parse_frame+0x80c>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001aa8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001aac:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d054      	beq.n	8001b60 <parse_frame+0x808>
 8001ab6:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001aba:	2bff      	cmp	r3, #255	@ 0xff
 8001abc:	d950      	bls.n	8001b60 <parse_frame+0x808>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001abe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ac2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fbab 	bl	8000224 <strlen>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	d145      	bne.n	8001b60 <parse_frame+0x808>
			bool valid_sender = true;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ada:	2300      	movs	r3, #0
 8001adc:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001ae0:	e01b      	b.n	8001b1a <parse_frame+0x7c2>
				char c = frame->sender[i];
 8001ae2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ae6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001af0:	4413      	add	r3, r2
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				if (c == '&' || c == '*') {
 8001af8:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001afc:	2b26      	cmp	r3, #38	@ 0x26
 8001afe:	d003      	beq.n	8001b08 <parse_frame+0x7b0>
 8001b00:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001b04:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b06:	d103      	bne.n	8001b10 <parse_frame+0x7b8>
					valid_sender = false;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
					break;
 8001b0e:	e008      	b.n	8001b22 <parse_frame+0x7ca>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001b10:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001b14:	3301      	adds	r3, #1
 8001b16:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001b1a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	dddf      	ble.n	8001ae2 <parse_frame+0x78a>
				}
			}
			if (valid_sender) {
 8001b22:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d01a      	beq.n	8001b60 <parse_frame+0x808>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001b2a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b2e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b32:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001b34:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b38:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	7a9b      	ldrb	r3, [r3, #10]
 8001b40:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001b44:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001b48:	2101      	movs	r1, #1
 8001b4a:	9102      	str	r1, [sp, #8]
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	9101      	str	r1, [sp, #4]
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	4613      	mov	r3, r2
 8001b54:	4a29      	ldr	r2, [pc, #164]	@ (8001bfc <parse_frame+0x8a4>)
 8001b56:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001b5a:	6800      	ldr	r0, [r0, #0]
 8001b5c:	f000 fa1a 	bl	8001f94 <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001b60:	2307      	movs	r3, #7
 8001b62:	e155      	b.n	8001e10 <parse_frame+0xab8>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001b64:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fbc1 	bl	80012f0 <get_command_param_len>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

	// Jeśli komenda nie ma parametrów, dane muszą być dokładnie równe nazwie komendy
	if (expected_param_len == 0) {
 8001b74:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d16b      	bne.n	8001c54 <parse_frame+0x8fc>
		if (frame->data_len != cmd_name_len) {
 8001b7c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b80:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	891b      	ldrh	r3, [r3, #8]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	f000 80d0 	beq.w	8001d34 <parse_frame+0x9dc>
			///Dlugosc danych nie jest rowna dlugosci nazwy komendy zwracanie bledu
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001b94:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b98:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d056      	beq.n	8001c50 <parse_frame+0x8f8>
 8001ba2:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001ba6:	2bff      	cmp	r3, #255	@ 0xff
 8001ba8:	d952      	bls.n	8001c50 <parse_frame+0x8f8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001baa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bae:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fb35 	bl	8000224 <strlen>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b03      	cmp	r3, #3
 8001bbe:	d147      	bne.n	8001c50 <parse_frame+0x8f8>
				bool valid_sender = true;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001bcc:	e01d      	b.n	8001c0a <parse_frame+0x8b2>
					char c = frame->sender[i];
 8001bce:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bd2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bdc:	4413      	add	r3, r2
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
					if (c == '&' || c == '*') {
 8001be4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001be8:	2b26      	cmp	r3, #38	@ 0x26
 8001bea:	d003      	beq.n	8001bf4 <parse_frame+0x89c>
 8001bec:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bf2:	d105      	bne.n	8001c00 <parse_frame+0x8a8>
						valid_sender = false;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
						break;
 8001bfa:	e00a      	b.n	8001c12 <parse_frame+0x8ba>
 8001bfc:	0800aa14 	.word	0x0800aa14
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001c00:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c04:	3301      	adds	r3, #1
 8001c06:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001c0a:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	dddd      	ble.n	8001bce <parse_frame+0x876>
					}
				}
				if (valid_sender) {
 8001c12:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d01a      	beq.n	8001c50 <parse_frame+0x8f8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRCMD);
 8001c1a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c1e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c22:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001c24:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c28:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	7a9b      	ldrb	r3, [r3, #10]
 8001c30:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001c34:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001c38:	2101      	movs	r1, #1
 8001c3a:	9102      	str	r1, [sp, #8]
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	9101      	str	r1, [sp, #4]
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	4613      	mov	r3, r2
 8001c44:	4a75      	ldr	r2, [pc, #468]	@ (8001e1c <parse_frame+0xac4>)
 8001c46:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001c4a:	6800      	ldr	r0, [r0, #0]
 8001c4c:	f000 f9a2 	bl	8001f94 <build_response_frame>
				}
			}
			return PARSE_CMD_ERROR;
 8001c50:	2307      	movs	r3, #7
 8001c52:	e0dd      	b.n	8001e10 <parse_frame+0xab8>
		}
	} else {
		// Komenda ma parametry
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001c54:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001c58:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001c5c:	4413      	add	r3, r2
 8001c5e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
		if (frame->data_len != expected_total_len) {
 8001c62:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c66:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	891b      	ldrh	r3, [r3, #8]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d05d      	beq.n	8001d34 <parse_frame+0x9dc>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001c78:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c7c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d054      	beq.n	8001d30 <parse_frame+0x9d8>
 8001c86:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001c8a:	2bff      	cmp	r3, #255	@ 0xff
 8001c8c:	d950      	bls.n	8001d30 <parse_frame+0x9d8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001c8e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c92:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fac3 	bl	8000224 <strlen>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b03      	cmp	r3, #3
 8001ca2:	d145      	bne.n	8001d30 <parse_frame+0x9d8>
				bool valid_sender = true;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001caa:	2300      	movs	r3, #0
 8001cac:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001cb0:	e01b      	b.n	8001cea <parse_frame+0x992>
					char c = frame->sender[i];
 8001cb2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cb6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001cc0:	4413      	add	r3, r2
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					if (c == '&' || c == '*') {
 8001cc8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ccc:	2b26      	cmp	r3, #38	@ 0x26
 8001cce:	d003      	beq.n	8001cd8 <parse_frame+0x980>
 8001cd0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001cd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cd6:	d103      	bne.n	8001ce0 <parse_frame+0x988>
						valid_sender = false;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
						break;
 8001cde:	e008      	b.n	8001cf2 <parse_frame+0x99a>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ce0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001cea:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	dddf      	ble.n	8001cb2 <parse_frame+0x95a>
					}
				}
				if (valid_sender) {
 8001cf2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d01a      	beq.n	8001d30 <parse_frame+0x9d8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRLEN);
 8001cfa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cfe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d02:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001d04:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d08:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	7a9b      	ldrb	r3, [r3, #10]
 8001d10:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001d14:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001d18:	2102      	movs	r1, #2
 8001d1a:	9102      	str	r1, [sp, #8]
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	9101      	str	r1, [sp, #4]
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	4613      	mov	r3, r2
 8001d24:	4a3d      	ldr	r2, [pc, #244]	@ (8001e1c <parse_frame+0xac4>)
 8001d26:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001d2a:	6800      	ldr	r0, [r0, #0]
 8001d2c:	f000 f932 	bl	8001f94 <build_response_frame>
				}
			}
			return PARSE_LENGTH_MISMATCH;
 8001d30:	2305      	movs	r3, #5
 8001d32:	e06d      	b.n	8001e10 <parse_frame+0xab8>
		}
	}

	frame->command = cmd;
 8001d34:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d38:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f897 2155 	ldrb.w	r2, [r7, #341]	@ 0x155
 8001d42:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	frame->params_len = 0;
 8001d46:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d4a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
	frame->params[0] = '\0';
 8001d56:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d5a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
	if (expected_param_len > 0) {
 8001d66:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d04f      	beq.n	8001e0e <parse_frame+0xab6>
		if (cmd_name_len < frame->data_len) {
 8001d6e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d72:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	891b      	ldrh	r3, [r3, #8]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d244      	bcs.n	8001e0e <parse_frame+0xab6>
			size_t param_start = cmd_name_len;
 8001d84:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d88:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			size_t param_len = frame->data_len - cmd_name_len;
 8001d8c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d90:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	891b      	ldrh	r3, [r3, #8]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			if (param_len > MAX_PAYLOAD_LEN) {
 8001da4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dac:	d903      	bls.n	8001db6 <parse_frame+0xa5e>
				param_len = MAX_PAYLOAD_LEN;
 8001dae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001db2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001db6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001dba:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f203 100d 	addw	r0, r3, #269	@ 0x10d
 8001dc4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001dc8:	f5a3 72d2 	sub.w	r2, r3, #420	@ 0x1a4
 8001dcc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001dd0:	3308      	adds	r3, #8
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	3303      	adds	r3, #3
 8001dd8:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f008 f97b 	bl	800a0d8 <memcpy>
			frame->params[param_len] = '\0';
 8001de2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001de6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001df0:	4413      	add	r3, r2
 8001df2:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8001dfa:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e04:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
		}
	}
	return PARSE_OK;
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd90      	pop	{r4, r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	0800aa14 	.word	0x0800aa14

08001e20 <calculate_frame_crc>:


uint16_t calculate_frame_crc(const Frame *frame) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001e2c:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001e30:	6018      	str	r0, [r3, #0]
	if (!frame)
 8001e32:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001e36:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <calculate_frame_crc+0x24>
		return 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	e09d      	b.n	8001f80 <calculate_frame_crc+0x160>

	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8001e4a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001e4e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001e52:	18d0      	adds	r0, r2, r3
 8001e54:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001e58:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2203      	movs	r2, #3
 8001e60:	4619      	mov	r1, r3
 8001e62:	f008 f939 	bl	800a0d8 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001e66:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001e6a:	3303      	adds	r3, #3
 8001e6c:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 8001e70:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001e74:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001e78:	18d0      	adds	r0, r2, r3
 8001e7a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001e7e:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3304      	adds	r3, #4
 8001e86:	2203      	movs	r2, #3
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f008 f925 	bl	800a0d8 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001e8e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001e92:	3303      	adds	r3, #3
 8001e94:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	char len_str[4];
	int hex_data_len = frame->data_len * 2; // Hex-encoded length
 8001e98:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001e9c:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	891b      	ldrh	r3, [r3, #8]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
	sprintf(len_str, "%03d", hex_data_len);
 8001eaa:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001eae:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8001eb2:	4936      	ldr	r1, [pc, #216]	@ (8001f8c <calculate_frame_crc+0x16c>)
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f008 f885 	bl	8009fc4 <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 8001eba:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001ebe:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001ec2:	4413      	add	r3, r2
 8001ec4:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8001ec8:	2203      	movs	r2, #3
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f008 f904 	bl	800a0d8 <memcpy>
	pos += FIELD_DATA_LEN;
 8001ed0:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001ed4:	3303      	adds	r3, #3
 8001ed6:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 8001eda:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001ede:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	7a9b      	ldrb	r3, [r3, #10]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001eec:	4928      	ldr	r1, [pc, #160]	@ (8001f90 <calculate_frame_crc+0x170>)
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f008 f868 	bl	8009fc4 <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 8001ef4:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001ef8:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001efc:	4413      	add	r3, r2
 8001efe:	f507 6287 	add.w	r2, r7, #1080	@ 0x438
 8001f02:	f5a2 720a 	sub.w	r2, r2, #552	@ 0x228
 8001f06:	8812      	ldrh	r2, [r2, #0]
 8001f08:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8001f0a:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001f0e:	3302      	adds	r3, #2
 8001f10:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	if (frame->data_len > 0) {
 8001f14:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001f18:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	891b      	ldrh	r3, [r3, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d025      	beq.n	8001f70 <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data,
 8001f24:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001f28:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	330b      	adds	r3, #11
 8001f30:	f107 010c 	add.w	r1, r7, #12
 8001f34:	f240 2201 	movw	r2, #513	@ 0x201
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff f8ff 	bl	800113c <hex_encode_string>
 8001f3e:	f8c7 042c 	str.w	r0, [r7, #1068]	@ 0x42c
				sizeof(hex_data));
		if (hex_len > 0) {
 8001f42:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	dd12      	ble.n	8001f70 <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8001f4a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001f4e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001f52:	4413      	add	r3, r2
 8001f54:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 8001f58:	f107 010c 	add.w	r1, r7, #12
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f008 f8bb 	bl	800a0d8 <memcpy>
			pos += hex_len;
 8001f62:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8001f66:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 8001f6a:	4413      	add	r3, r2
 8001f6c:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
		}
	}

	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 8001f70:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001f74:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7fe fcbb 	bl	80008f4 <crc16_ccitt>
 8001f7e:	4603      	mov	r3, r0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	f507 6787 	add.w	r7, r7, #1080	@ 0x438
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	0800aa20 	.word	0x0800aa20
 8001f90:	0800aa28 	.word	0x0800aa28

08001f94 <build_response_frame>:

bool build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	f2ad 5d54 	subw	sp, sp, #1364	@ 0x554
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	f507 64aa 	add.w	r4, r7, #1360	@ 0x550
 8001fa0:	f2a4 5444 	subw	r4, r4, #1348	@ 0x544
 8001fa4:	6020      	str	r0, [r4, #0]
 8001fa6:	f507 60aa 	add.w	r0, r7, #1360	@ 0x550
 8001faa:	f5a0 60a9 	sub.w	r0, r0, #1352	@ 0x548
 8001fae:	6001      	str	r1, [r0, #0]
 8001fb0:	f507 61aa 	add.w	r1, r7, #1360	@ 0x550
 8001fb4:	f2a1 514c 	subw	r1, r1, #1356	@ 0x54c
 8001fb8:	600a      	str	r2, [r1, #0]
 8001fba:	f507 62aa 	add.w	r2, r7, #1360	@ 0x550
 8001fbe:	f5a2 62aa 	sub.w	r2, r2, #1360	@ 0x550
 8001fc2:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 8001fc4:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8001fc8:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00d      	beq.n	8001fee <build_response_frame+0x5a>
 8001fd2:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8001fd6:	f2a3 534c 	subw	r3, r3, #1356	@ 0x54c
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d006      	beq.n	8001fee <build_response_frame+0x5a>
 8001fe0:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8001fe4:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2b10      	cmp	r3, #16
 8001fec:	d801      	bhi.n	8001ff2 <build_response_frame+0x5e>
		return false;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e1b2      	b.n	8002358 <build_response_frame+0x3c4>

	// Przygotuj dane odpowiedzi
	char raw_data[MAX_PAYLOAD_LEN];
	size_t raw_data_len;

	if (response_data != NULL) {
 8001ff2:	f8d7 3564 	ldr.w	r3, [r7, #1380]	@ 0x564
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d016      	beq.n	8002028 <build_response_frame+0x94>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 8001ffa:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8001ffe:	22ff      	movs	r2, #255	@ 0xff
 8002000:	f8d7 1564 	ldr.w	r1, [r7, #1380]	@ 0x564
 8002004:	4618      	mov	r0, r3
 8002006:	f008 f827 	bl	800a058 <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 800200a:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 800200e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002012:	2200      	movs	r2, #0
 8002014:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8002018:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800201c:	4618      	mov	r0, r3
 800201e:	f7fe f901 	bl	8000224 <strlen>
 8002022:	f8c7 054c 	str.w	r0, [r7, #1356]	@ 0x54c
 8002026:	e059      	b.n	80020dc <build_response_frame+0x148>
	} else {
		switch (error) {
 8002028:	f897 3568 	ldrb.w	r3, [r7, #1384]	@ 0x568
 800202c:	2b05      	cmp	r3, #5
 800202e:	d83f      	bhi.n	80020b0 <build_response_frame+0x11c>
 8002030:	a201      	add	r2, pc, #4	@ (adr r2, 8002038 <build_response_frame+0xa4>)
 8002032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002036:	bf00      	nop
 8002038:	08002051 	.word	0x08002051
 800203c:	08002061 	.word	0x08002061
 8002040:	08002071 	.word	0x08002071
 8002044:	08002081 	.word	0x08002081
 8002048:	08002091 	.word	0x08002091
 800204c:	080020a1 	.word	0x080020a1
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8002050:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8002054:	22ff      	movs	r2, #255	@ 0xff
 8002056:	49c3      	ldr	r1, [pc, #780]	@ (8002364 <build_response_frame+0x3d0>)
 8002058:	4618      	mov	r0, r3
 800205a:	f007 fffd 	bl	800a058 <strncpy>
			break;
 800205e:	e02f      	b.n	80020c0 <build_response_frame+0x12c>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8002060:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8002064:	22ff      	movs	r2, #255	@ 0xff
 8002066:	49c0      	ldr	r1, [pc, #768]	@ (8002368 <build_response_frame+0x3d4>)
 8002068:	4618      	mov	r0, r3
 800206a:	f007 fff5 	bl	800a058 <strncpy>
			break;
 800206e:	e027      	b.n	80020c0 <build_response_frame+0x12c>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8002070:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8002074:	22ff      	movs	r2, #255	@ 0xff
 8002076:	49bd      	ldr	r1, [pc, #756]	@ (800236c <build_response_frame+0x3d8>)
 8002078:	4618      	mov	r0, r3
 800207a:	f007 ffed 	bl	800a058 <strncpy>
			break;
 800207e:	e01f      	b.n	80020c0 <build_response_frame+0x12c>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8002080:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8002084:	22ff      	movs	r2, #255	@ 0xff
 8002086:	49ba      	ldr	r1, [pc, #744]	@ (8002370 <build_response_frame+0x3dc>)
 8002088:	4618      	mov	r0, r3
 800208a:	f007 ffe5 	bl	800a058 <strncpy>
			break;
 800208e:	e017      	b.n	80020c0 <build_response_frame+0x12c>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002090:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8002094:	22ff      	movs	r2, #255	@ 0xff
 8002096:	49b7      	ldr	r1, [pc, #732]	@ (8002374 <build_response_frame+0x3e0>)
 8002098:	4618      	mov	r0, r3
 800209a:	f007 ffdd 	bl	800a058 <strncpy>
			break;
 800209e:	e00f      	b.n	80020c0 <build_response_frame+0x12c>
		case WRTIME:
			strncpy(raw_data, WRTIME_STR, sizeof(raw_data) - 1);
 80020a0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80020a4:	22ff      	movs	r2, #255	@ 0xff
 80020a6:	49b4      	ldr	r1, [pc, #720]	@ (8002378 <build_response_frame+0x3e4>)
 80020a8:	4618      	mov	r0, r3
 80020aa:	f007 ffd5 	bl	800a058 <strncpy>
			break;
 80020ae:	e007      	b.n	80020c0 <build_response_frame+0x12c>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 80020b0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80020b4:	22ff      	movs	r2, #255	@ 0xff
 80020b6:	49af      	ldr	r1, [pc, #700]	@ (8002374 <build_response_frame+0x3e0>)
 80020b8:	4618      	mov	r0, r3
 80020ba:	f007 ffcd 	bl	800a058 <strncpy>
			break;
 80020be:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 80020c0:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 80020c4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 80020ce:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe f8a6 	bl	8000224 <strlen>
 80020d8:	f8c7 054c 	str.w	r0, [r7, #1356]	@ 0x54c
	}

	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 80020dc:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 80020e0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80020e4:	f240 2201 	movw	r2, #513	@ 0x201
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff f827 	bl	800113c <hex_encode_string>
 80020ee:	f8c7 0548 	str.w	r0, [r7, #1352]	@ 0x548
	if (hex_len < 0) {
 80020f2:	f8d7 3548 	ldr.w	r3, [r7, #1352]	@ 0x548
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	da01      	bge.n	80020fe <build_response_frame+0x16a>
		return false;
 80020fa:	2300      	movs	r3, #0
 80020fc:	e12c      	b.n	8002358 <build_response_frame+0x3c4>
	}

	const char *data = hex_data;
 80020fe:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 8002102:	f8c7 3544 	str.w	r3, [r7, #1348]	@ 0x544
	size_t data_len = hex_len;
 8002106:	f8d7 3548 	ldr.w	r3, [r7, #1352]	@ 0x548
 800210a:	f8c7 3540 	str.w	r3, [r7, #1344]	@ 0x540

	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 800210e:	f8d7 3540 	ldr.w	r3, [r7, #1344]	@ 0x540
 8002112:	3311      	adds	r3, #17
 8002114:	f8c7 353c 	str.w	r3, [r7, #1340]	@ 0x53c
			+ FIELD_DATA_LEN +
			FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 8002118:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 800211c:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 8002120:	f8d7 253c 	ldr.w	r2, [r7, #1340]	@ 0x53c
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d901      	bls.n	800212e <build_response_frame+0x19a>
		return false;
 800212a:	2300      	movs	r3, #0
 800212c:	e114      	b.n	8002358 <build_response_frame+0x3c4>
	}

	size_t pos = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	buffer[pos++] = PROTOCOL_START_BYTE;
 8002134:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	f8c7 2538 	str.w	r2, [r7, #1336]	@ 0x538
 800213e:	f507 62aa 	add.w	r2, r7, #1360	@ 0x550
 8002142:	f2a2 5244 	subw	r2, r2, #1348	@ 0x544
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	4413      	add	r3, r2
 800214a:	2226      	movs	r2, #38	@ 0x26
 800214c:	701a      	strb	r2, [r3, #0]

	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 800214e:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8002152:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 800215c:	18d0      	adds	r0, r2, r3
 800215e:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8002162:	f2a3 534c 	subw	r3, r3, #1356	@ 0x54c
 8002166:	2203      	movs	r2, #3
 8002168:	6819      	ldr	r1, [r3, #0]
 800216a:	f007 ffb5 	bl	800a0d8 <memcpy>
	pos += FIELD_ADDR_LEN;
 800216e:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002172:	3303      	adds	r3, #3
 8002174:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 8002178:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 800217c:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002186:	18d0      	adds	r0, r2, r3
 8002188:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 800218c:	f5a3 63aa 	sub.w	r3, r3, #1360	@ 0x550
 8002190:	2203      	movs	r2, #3
 8002192:	6819      	ldr	r1, [r3, #0]
 8002194:	f007 ffa0 	bl	800a0d8 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002198:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 800219c:	3303      	adds	r3, #3
 800219e:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 80021a2:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80021a6:	f8d7 2540 	ldr.w	r2, [r7, #1344]	@ 0x540
 80021aa:	4974      	ldr	r1, [pc, #464]	@ (800237c <build_response_frame+0x3e8>)
 80021ac:	4618      	mov	r0, r3
 80021ae:	f007 ff09 	bl	8009fc4 <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 80021b2:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 80021b6:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 80021c0:	4413      	add	r3, r2
 80021c2:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80021c6:	2203      	movs	r2, #3
 80021c8:	4618      	mov	r0, r3
 80021ca:	f007 ff85 	bl	800a0d8 <memcpy>
	pos += FIELD_DATA_LEN;
 80021ce:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 80021d2:	3303      	adds	r3, #3
 80021d4:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 80021d8:	f897 2560 	ldrb.w	r2, [r7, #1376]	@ 0x560
 80021dc:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80021e0:	4967      	ldr	r1, [pc, #412]	@ (8002380 <build_response_frame+0x3ec>)
 80021e2:	4618      	mov	r0, r3
 80021e4:	f007 feee 	bl	8009fc4 <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 80021e8:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 80021ec:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 80021f6:	4413      	add	r3, r2
 80021f8:	f507 62aa 	add.w	r2, r7, #1360	@ 0x550
 80021fc:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 8002200:	8812      	ldrh	r2, [r2, #0]
 8002202:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8002204:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002208:	3302      	adds	r3, #2
 800220a:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	memcpy(&buffer[pos], data, data_len);
 800220e:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8002212:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 800221c:	4413      	add	r3, r2
 800221e:	f8d7 2540 	ldr.w	r2, [r7, #1344]	@ 0x540
 8002222:	f8d7 1544 	ldr.w	r1, [r7, #1348]	@ 0x544
 8002226:	4618      	mov	r0, r3
 8002228:	f007 ff56 	bl	800a0d8 <memcpy>
	pos += data_len;
 800222c:	f8d7 2538 	ldr.w	r2, [r7, #1336]	@ 0x538
 8002230:	f8d7 3540 	ldr.w	r3, [r7, #1344]	@ 0x540
 8002234:	4413      	add	r3, r2
 8002236:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 800223a:	2300      	movs	r3, #0
 800223c:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 8002240:	f107 0214 	add.w	r2, r7, #20
 8002244:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002248:	18d0      	adds	r0, r2, r3
 800224a:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 800224e:	f2a3 534c 	subw	r3, r3, #1356	@ 0x54c
 8002252:	2203      	movs	r2, #3
 8002254:	6819      	ldr	r1, [r3, #0]
 8002256:	f007 ff3f 	bl	800a0d8 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 800225a:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 800225e:	3303      	adds	r3, #3
 8002260:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 8002264:	f107 0214 	add.w	r2, r7, #20
 8002268:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 800226c:	18d0      	adds	r0, r2, r3
 800226e:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8002272:	f5a3 63aa 	sub.w	r3, r3, #1360	@ 0x550
 8002276:	2203      	movs	r2, #3
 8002278:	6819      	ldr	r1, [r3, #0]
 800227a:	f007 ff2d 	bl	800a0d8 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 800227e:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002282:	3303      	adds	r3, #3
 8002284:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 8002288:	f107 0214 	add.w	r2, r7, #20
 800228c:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002290:	4413      	add	r3, r2
 8002292:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8002296:	2203      	movs	r2, #3
 8002298:	4618      	mov	r0, r3
 800229a:	f007 ff1d 	bl	800a0d8 <memcpy>
	crc_pos += FIELD_DATA_LEN;
 800229e:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80022a2:	3303      	adds	r3, #3
 80022a4:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 80022a8:	f107 0214 	add.w	r2, r7, #20
 80022ac:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80022b0:	4413      	add	r3, r2
 80022b2:	f507 62aa 	add.w	r2, r7, #1360	@ 0x550
 80022b6:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 80022ba:	8812      	ldrh	r2, [r2, #0]
 80022bc:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 80022be:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80022c2:	3302      	adds	r3, #2
 80022c4:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534
	memcpy(&crc_buffer[crc_pos], data, data_len);
 80022c8:	f107 0214 	add.w	r2, r7, #20
 80022cc:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80022d0:	4413      	add	r3, r2
 80022d2:	f8d7 2540 	ldr.w	r2, [r7, #1344]	@ 0x540
 80022d6:	f8d7 1544 	ldr.w	r1, [r7, #1348]	@ 0x544
 80022da:	4618      	mov	r0, r3
 80022dc:	f007 fefc 	bl	800a0d8 <memcpy>
	crc_pos += data_len;
 80022e0:	f8d7 2534 	ldr.w	r2, [r7, #1332]	@ 0x534
 80022e4:	f8d7 3540 	ldr.w	r3, [r7, #1344]	@ 0x540
 80022e8:	4413      	add	r3, r2
 80022ea:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	f8d7 1534 	ldr.w	r1, [r7, #1332]	@ 0x534
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7fe fafc 	bl	80008f4 <crc16_ccitt>
 80022fc:	4603      	mov	r3, r0
 80022fe:	f8a7 3532 	strh.w	r3, [r7, #1330]	@ 0x532

	sprintf(&buffer[pos], "%04X", crc);
 8002302:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8002306:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002310:	4413      	add	r3, r2
 8002312:	f8b7 2532 	ldrh.w	r2, [r7, #1330]	@ 0x532
 8002316:	491b      	ldr	r1, [pc, #108]	@ (8002384 <build_response_frame+0x3f0>)
 8002318:	4618      	mov	r0, r3
 800231a:	f007 fe53 	bl	8009fc4 <siprintf>
	pos += FIELD_CRC_LEN;
 800231e:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002322:	3304      	adds	r3, #4
 8002324:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538

	buffer[pos++] = PROTOCOL_END_BYTE;
 8002328:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	f8c7 2538 	str.w	r2, [r7, #1336]	@ 0x538
 8002332:	f507 62aa 	add.w	r2, r7, #1360	@ 0x550
 8002336:	f2a2 5244 	subw	r2, r2, #1348	@ 0x544
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	4413      	add	r3, r2
 800233e:	222a      	movs	r2, #42	@ 0x2a
 8002340:	701a      	strb	r2, [r3, #0]

	buffer[pos] = '\0';
 8002342:	f507 63aa 	add.w	r3, r7, #1360	@ 0x550
 8002346:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	f8d7 3538 	ldr.w	r3, [r7, #1336]	@ 0x538
 8002350:	4413      	add	r3, r2
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]

	return true;
 8002356:	2301      	movs	r3, #1
}
 8002358:	4618      	mov	r0, r3
 800235a:	f207 5754 	addw	r7, r7, #1364	@ 0x554
 800235e:	46bd      	mov	sp, r7
 8002360:	bd90      	pop	{r4, r7, pc}
 8002362:	bf00      	nop
 8002364:	0800aa30 	.word	0x0800aa30
 8002368:	0800aa38 	.word	0x0800aa38
 800236c:	0800aa40 	.word	0x0800aa40
 8002370:	0800aa48 	.word	0x0800aa48
 8002374:	0800aa50 	.word	0x0800aa50
 8002378:	0800aa58 	.word	0x0800aa58
 800237c:	0800aa20 	.word	0x0800aa20
 8002380:	0800aa28 	.word	0x0800aa28
 8002384:	0800aa60 	.word	0x0800aa60

08002388 <process_received_frame>:
/**
 * @brief Przetwarza odebraną kompletną ramkę protokołu
 * @param buffer Bufor zawierający kompletną ramkę
 * @param len Długość bufora
 */
void process_received_frame(const char *buffer, uint16_t len) {
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	f2ad 4d5c 	subw	sp, sp, #1116	@ 0x45c
 800238e:	af04      	add	r7, sp, #16
 8002390:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002394:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002398:	6018      	str	r0, [r3, #0]
 800239a:	460a      	mov	r2, r1
 800239c:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80023a0:	f2a3 4346 	subw	r3, r3, #1094	@ 0x446
 80023a4:	801a      	strh	r2, [r3, #0]
	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 80023a6:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80023aa:	f2a3 4346 	subw	r3, r3, #1094	@ 0x446
 80023ae:	8819      	ldrh	r1, [r3, #0]
 80023b0:	f107 030c 	add.w	r3, r7, #12
 80023b4:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80023b8:	f507 6089 	add.w	r0, r7, #1096	@ 0x448
 80023bc:	f2a0 4044 	subw	r0, r0, #1092	@ 0x444
 80023c0:	f240 2412 	movw	r4, #530	@ 0x212
 80023c4:	9400      	str	r4, [sp, #0]
 80023c6:	6800      	ldr	r0, [r0, #0]
 80023c8:	f7fe ffc6 	bl	8001358 <parse_frame>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
			sizeof(response));

	if (result == PARSE_OK) {
 80023d2:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d109      	bne.n	80023ee <process_received_frame+0x66>
		// Handle command processing
		process_command(&frame, response, sizeof(response));
 80023da:	f107 010c 	add.w	r1, r7, #12
 80023de:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80023e2:	f240 2212 	movw	r2, #530	@ 0x212
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fa76 	bl	80028d8 <process_command>
				}
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 80023ec:	e0c3      	b.n	8002576 <process_received_frame+0x1ee>
	} else if (result == PARSE_CRC_ERROR) {
 80023ee:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
 80023f2:	2b06      	cmp	r3, #6
 80023f4:	d10c      	bne.n	8002410 <process_received_frame+0x88>
		if (strlen(response) > 0) {
 80023f6:	f107 030c 	add.w	r3, r7, #12
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 80ba 	beq.w	8002576 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 8002402:	f107 030c 	add.w	r3, r7, #12
 8002406:	4619      	mov	r1, r3
 8002408:	485d      	ldr	r0, [pc, #372]	@ (8002580 <process_received_frame+0x1f8>)
 800240a:	f7fe f939 	bl	8000680 <UART_TX_FSend>
}
 800240e:	e0b2      	b.n	8002576 <process_received_frame+0x1ee>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 8002410:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
 8002414:	2b05      	cmp	r3, #5
 8002416:	d150      	bne.n	80024ba <process_received_frame+0x132>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 8002418:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800241c:	4618      	mov	r0, r3
 800241e:	f7fd ff01 	bl	8000224 <strlen>
 8002422:	4603      	mov	r3, r0
 8002424:	2b03      	cmp	r3, #3
 8002426:	f040 80a6 	bne.w	8002576 <process_received_frame+0x1ee>
			bool valid_sender = true;
 800242a:	2301      	movs	r3, #1
 800242c:	f887 3447 	strb.w	r3, [r7, #1095]	@ 0x447
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002430:	2300      	movs	r3, #0
 8002432:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
 8002436:	e01a      	b.n	800246e <process_received_frame+0xe6>
				char ch = frame.sender[i];
 8002438:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800243c:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 8002440:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002444:	4413      	add	r3, r2
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	f887 3435 	strb.w	r3, [r7, #1077]	@ 0x435
				if (ch == '&' || ch == '*') {
 800244c:	f897 3435 	ldrb.w	r3, [r7, #1077]	@ 0x435
 8002450:	2b26      	cmp	r3, #38	@ 0x26
 8002452:	d003      	beq.n	800245c <process_received_frame+0xd4>
 8002454:	f897 3435 	ldrb.w	r3, [r7, #1077]	@ 0x435
 8002458:	2b2a      	cmp	r3, #42	@ 0x2a
 800245a:	d103      	bne.n	8002464 <process_received_frame+0xdc>
					valid_sender = false;
 800245c:	2300      	movs	r3, #0
 800245e:	f887 3447 	strb.w	r3, [r7, #1095]	@ 0x447
					break;
 8002462:	e008      	b.n	8002476 <process_received_frame+0xee>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002464:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002468:	3301      	adds	r3, #1
 800246a:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
 800246e:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002472:	2b02      	cmp	r3, #2
 8002474:	dde0      	ble.n	8002438 <process_received_frame+0xb0>
			if (valid_sender) {
 8002476:	f897 3447 	ldrb.w	r3, [r7, #1095]	@ 0x447
 800247a:	2b00      	cmp	r3, #0
 800247c:	d07b      	beq.n	8002576 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 800247e:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002482:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002486:	7a9b      	ldrb	r3, [r3, #10]
 8002488:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800248c:	f107 000c 	add.w	r0, r7, #12
 8002490:	2102      	movs	r1, #2
 8002492:	9102      	str	r1, [sp, #8]
 8002494:	2100      	movs	r1, #0
 8002496:	9101      	str	r1, [sp, #4]
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	4613      	mov	r3, r2
 800249c:	4a39      	ldr	r2, [pc, #228]	@ (8002584 <process_received_frame+0x1fc>)
 800249e:	f240 2112 	movw	r1, #530	@ 0x212
 80024a2:	f7ff fd77 	bl	8001f94 <build_response_frame>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d064      	beq.n	8002576 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 80024ac:	f107 030c 	add.w	r3, r7, #12
 80024b0:	4619      	mov	r1, r3
 80024b2:	4833      	ldr	r0, [pc, #204]	@ (8002580 <process_received_frame+0x1f8>)
 80024b4:	f7fe f8e4 	bl	8000680 <UART_TX_FSend>
}
 80024b8:	e05d      	b.n	8002576 <process_received_frame+0x1ee>
	} else if (result == PARSE_CMD_ERROR) {
 80024ba:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
 80024be:	2b07      	cmp	r3, #7
 80024c0:	d10b      	bne.n	80024da <process_received_frame+0x152>
		if (strlen(response) > 0) {
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d054      	beq.n	8002576 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	4619      	mov	r1, r3
 80024d2:	482b      	ldr	r0, [pc, #172]	@ (8002580 <process_received_frame+0x1f8>)
 80024d4:	f7fe f8d4 	bl	8000680 <UART_TX_FSend>
}
 80024d8:	e04d      	b.n	8002576 <process_received_frame+0x1ee>
	} else if (result == PARSE_INVALID_FORMAT) {
 80024da:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d149      	bne.n	8002576 <process_received_frame+0x1ee>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 80024e2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fd fe9c 	bl	8000224 <strlen>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d141      	bne.n	8002576 <process_received_frame+0x1ee>
			bool valid_sender = true;
 80024f2:	2301      	movs	r3, #1
 80024f4:	f887 343f 	strb.w	r3, [r7, #1087]	@ 0x43f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80024f8:	2300      	movs	r3, #0
 80024fa:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
 80024fe:	e01a      	b.n	8002536 <process_received_frame+0x1ae>
				char ch = frame.sender[i];
 8002500:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002504:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 8002508:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800250c:	4413      	add	r3, r2
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	f887 3436 	strb.w	r3, [r7, #1078]	@ 0x436
				if (ch == '&' || ch == '*') {
 8002514:	f897 3436 	ldrb.w	r3, [r7, #1078]	@ 0x436
 8002518:	2b26      	cmp	r3, #38	@ 0x26
 800251a:	d003      	beq.n	8002524 <process_received_frame+0x19c>
 800251c:	f897 3436 	ldrb.w	r3, [r7, #1078]	@ 0x436
 8002520:	2b2a      	cmp	r3, #42	@ 0x2a
 8002522:	d103      	bne.n	800252c <process_received_frame+0x1a4>
					valid_sender = false;
 8002524:	2300      	movs	r3, #0
 8002526:	f887 343f 	strb.w	r3, [r7, #1087]	@ 0x43f
					break;
 800252a:	e008      	b.n	800253e <process_received_frame+0x1b6>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 800252c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002530:	3301      	adds	r3, #1
 8002532:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
 8002536:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800253a:	2b02      	cmp	r3, #2
 800253c:	dde0      	ble.n	8002500 <process_received_frame+0x178>
			if (valid_sender) {
 800253e:	f897 343f 	ldrb.w	r3, [r7, #1087]	@ 0x43f
 8002542:	2b00      	cmp	r3, #0
 8002544:	d017      	beq.n	8002576 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 8002546:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800254a:	f107 000c 	add.w	r0, r7, #12
 800254e:	2204      	movs	r2, #4
 8002550:	9202      	str	r2, [sp, #8]
 8002552:	2200      	movs	r2, #0
 8002554:	9201      	str	r2, [sp, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	9200      	str	r2, [sp, #0]
 800255a:	4a0a      	ldr	r2, [pc, #40]	@ (8002584 <process_received_frame+0x1fc>)
 800255c:	f240 2112 	movw	r1, #530	@ 0x212
 8002560:	f7ff fd18 	bl	8001f94 <build_response_frame>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d005      	beq.n	8002576 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800256a:	f107 030c 	add.w	r3, r7, #12
 800256e:	4619      	mov	r1, r3
 8002570:	4803      	ldr	r0, [pc, #12]	@ (8002580 <process_received_frame+0x1f8>)
 8002572:	f7fe f885 	bl	8000680 <UART_TX_FSend>
}
 8002576:	bf00      	nop
 8002578:	f207 474c 	addw	r7, r7, #1100	@ 0x44c
 800257c:	46bd      	mov	sp, r7
 800257e:	bd90      	pop	{r4, r7, pc}
 8002580:	0800aa68 	.word	0x0800aa68
 8002584:	0800aa14 	.word	0x0800aa14

08002588 <process_protocol_data>:

/**
 * @brief Przetwarza dane protokołu z bufora UART używając maszyny stanów
 */
void process_protocol_data(void) {
 8002588:	b580      	push	{r7, lr}
 800258a:	b0c8      	sub	sp, #288	@ 0x120
 800258c:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarzaj wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 800258e:	e18d      	b.n	80028ac <process_protocol_data+0x324>
		int16_t received_char = UART_RX_GetChar();
 8002590:	f7fe f850 	bl	8000634 <UART_RX_GetChar>
 8002594:	4603      	mov	r3, r0
 8002596:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		if (received_char == -1) {
 800259a:	f9b7 311e 	ldrsh.w	r3, [r7, #286]	@ 0x11e
 800259e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025a2:	f000 818a 	beq.w	80028ba <process_protocol_data+0x332>
			break; // Brak danych
		}

		char c = (char) received_char;
 80025a6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80025aa:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

		switch (state) {
 80025ae:	4b9c      	ldr	r3, [pc, #624]	@ (8002820 <process_protocol_data+0x298>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	f200 817a 	bhi.w	80028ac <process_protocol_data+0x324>
 80025b8:	a201      	add	r2, pc, #4	@ (adr r2, 80025c0 <process_protocol_data+0x38>)
 80025ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025be:	bf00      	nop
 80025c0:	080025d1 	.word	0x080025d1
 80025c4:	08002601 	.word	0x08002601
 80025c8:	080026ed 	.word	0x080026ed
 80025cc:	080027af 	.word	0x080027af
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 80025d0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80025d4:	2b26      	cmp	r3, #38	@ 0x26
 80025d6:	f040 8162 	bne.w	800289e <process_protocol_data+0x316>
				buffer_pos = 0;
 80025da:	4b92      	ldr	r3, [pc, #584]	@ (8002824 <process_protocol_data+0x29c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80025e0:	4b90      	ldr	r3, [pc, #576]	@ (8002824 <process_protocol_data+0x29c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	498f      	ldr	r1, [pc, #572]	@ (8002824 <process_protocol_data+0x29c>)
 80025e8:	600a      	str	r2, [r1, #0]
 80025ea:	498f      	ldr	r1, [pc, #572]	@ (8002828 <process_protocol_data+0x2a0>)
 80025ec:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80025f0:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80025f2:	4b8e      	ldr	r3, [pc, #568]	@ (800282c <process_protocol_data+0x2a4>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80025f8:	4b89      	ldr	r3, [pc, #548]	@ (8002820 <process_protocol_data+0x298>)
 80025fa:	2201      	movs	r2, #1
 80025fc:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 80025fe:	e14e      	b.n	800289e <process_protocol_data+0x316>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 8002600:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002604:	2b26      	cmp	r3, #38	@ 0x26
 8002606:	d10f      	bne.n	8002628 <process_protocol_data+0xa0>
				buffer_pos = 0;
 8002608:	4b86      	ldr	r3, [pc, #536]	@ (8002824 <process_protocol_data+0x29c>)
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800260e:	4b85      	ldr	r3, [pc, #532]	@ (8002824 <process_protocol_data+0x29c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	4983      	ldr	r1, [pc, #524]	@ (8002824 <process_protocol_data+0x29c>)
 8002616:	600a      	str	r2, [r1, #0]
 8002618:	4983      	ldr	r1, [pc, #524]	@ (8002828 <process_protocol_data+0x2a0>)
 800261a:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800261e:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002620:	4b82      	ldr	r3, [pc, #520]	@ (800282c <process_protocol_data+0x2a4>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
				break;
 8002626:	e141      	b.n	80028ac <process_protocol_data+0x324>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 8002628:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 800262c:	2b2a      	cmp	r3, #42	@ 0x2a
 800262e:	d109      	bne.n	8002644 <process_protocol_data+0xbc>
				state = STATE_IDLE;
 8002630:	4b7b      	ldr	r3, [pc, #492]	@ (8002820 <process_protocol_data+0x298>)
 8002632:	2200      	movs	r2, #0
 8002634:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002636:	4b7b      	ldr	r3, [pc, #492]	@ (8002824 <process_protocol_data+0x29c>)
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 800263c:	4b7b      	ldr	r3, [pc, #492]	@ (800282c <process_protocol_data+0x2a4>)
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
				break;
 8002642:	e133      	b.n	80028ac <process_protocol_data+0x324>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 8002644:	4b77      	ldr	r3, [pc, #476]	@ (8002824 <process_protocol_data+0x29c>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	4976      	ldr	r1, [pc, #472]	@ (8002824 <process_protocol_data+0x29c>)
 800264c:	600a      	str	r2, [r1, #0]
 800264e:	4976      	ldr	r1, [pc, #472]	@ (8002828 <process_protocol_data+0x2a0>)
 8002650:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002654:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 8002656:	4b75      	ldr	r3, [pc, #468]	@ (800282c <process_protocol_data+0x2a4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	3301      	adds	r3, #1
 800265c:	4a73      	ldr	r2, [pc, #460]	@ (800282c <process_protocol_data+0x2a4>)
 800265e:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 8002660:	4b72      	ldr	r3, [pc, #456]	@ (800282c <process_protocol_data+0x2a4>)
 8002662:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 8002664:	2b0a      	cmp	r3, #10
 8002666:	f240 811c 	bls.w	80028a2 <process_protocol_data+0x31a>

				//Zapisanie pol nagłówka do odpowiednich zmiennych
				char sender[FIELD_ADDR_LEN + 1];
				char receiver[FIELD_ADDR_LEN + 1];
				char id_str[FIELD_ID_LEN + 1];
				memcpy(sender, &frame_buffer[1], FIELD_ADDR_LEN);
 800266a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800266e:	2203      	movs	r2, #3
 8002670:	496f      	ldr	r1, [pc, #444]	@ (8002830 <process_protocol_data+0x2a8>)
 8002672:	4618      	mov	r0, r3
 8002674:	f007 fd30 	bl	800a0d8 <memcpy>
				sender[FIELD_ADDR_LEN] = '\0';
 8002678:	2300      	movs	r3, #0
 800267a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				memcpy(receiver, &frame_buffer[1 + FIELD_ADDR_LEN],
 800267e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002682:	2203      	movs	r2, #3
 8002684:	496b      	ldr	r1, [pc, #428]	@ (8002834 <process_protocol_data+0x2ac>)
 8002686:	4618      	mov	r0, r3
 8002688:	f007 fd26 	bl	800a0d8 <memcpy>
				FIELD_ADDR_LEN);
				receiver[FIELD_ADDR_LEN] = '\0';
 800268c:	2300      	movs	r3, #0
 800268e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
				memcpy(id_str,
 8002692:	4b65      	ldr	r3, [pc, #404]	@ (8002828 <process_protocol_data+0x2a0>)
 8002694:	895b      	ldrh	r3, [r3, #10]
 8002696:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
								+ FIELD_DATA_LEN], FIELD_ID_LEN);
				id_str[FIELD_ID_LEN] = '\0';
 800269a:	2300      	movs	r3, #0
 800269c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 80026a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80026a4:	2203      	movs	r2, #3
 80026a6:	4964      	ldr	r1, [pc, #400]	@ (8002838 <process_protocol_data+0x2b0>)
 80026a8:	4618      	mov	r0, r3
 80026aa:	f007 fd15 	bl	800a0d8 <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 80026ae:	2300      	movs	r3, #0
 80026b0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				expected_data_len = convert_char_to_int(len_str);
 80026b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fe fc2b 	bl	8000f14 <convert_char_to_int>
 80026be:	4603      	mov	r3, r0
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	4b5e      	ldr	r3, [pc, #376]	@ (800283c <process_protocol_data+0x2b4>)
 80026c4:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 80026c6:	4b5d      	ldr	r3, [pc, #372]	@ (800283c <process_protocol_data+0x2b4>)
 80026c8:	881b      	ldrh	r3, [r3, #0]
 80026ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026ce:	d906      	bls.n	80026de <process_protocol_data+0x156>
					// Błędna długość i reset do IDLE
					state = STATE_IDLE;
 80026d0:	4b53      	ldr	r3, [pc, #332]	@ (8002820 <process_protocol_data+0x298>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 80026d6:	4b53      	ldr	r3, [pc, #332]	@ (8002824 <process_protocol_data+0x29c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	e0e6      	b.n	80028ac <process_protocol_data+0x324>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 80026de:	4b58      	ldr	r3, [pc, #352]	@ (8002840 <process_protocol_data+0x2b8>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 80026e4:	4b4e      	ldr	r3, [pc, #312]	@ (8002820 <process_protocol_data+0x298>)
 80026e6:	2202      	movs	r2, #2
 80026e8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80026ea:	e0da      	b.n	80028a2 <process_protocol_data+0x31a>

		case STATE_DATA:
			// Check for new frame start byte (resynchronization)
			if (c == PROTOCOL_START_BYTE) {
 80026ec:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80026f0:	2b26      	cmp	r3, #38	@ 0x26
 80026f2:	d11b      	bne.n	800272c <process_protocol_data+0x1a4>
				// Start of new frame detected - reset parser and begin new frame
				buffer_pos = 0;
 80026f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002824 <process_protocol_data+0x29c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80026fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002824 <process_protocol_data+0x29c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	4948      	ldr	r1, [pc, #288]	@ (8002824 <process_protocol_data+0x29c>)
 8002702:	600a      	str	r2, [r1, #0]
 8002704:	4948      	ldr	r1, [pc, #288]	@ (8002828 <process_protocol_data+0x2a0>)
 8002706:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800270a:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800270c:	4b47      	ldr	r3, [pc, #284]	@ (800282c <process_protocol_data+0x2a4>)
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 8002712:	4b4b      	ldr	r3, [pc, #300]	@ (8002840 <process_protocol_data+0x2b8>)
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 8002718:	4b48      	ldr	r3, [pc, #288]	@ (800283c <process_protocol_data+0x2b4>)
 800271a:	2200      	movs	r2, #0
 800271c:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 800271e:	4b49      	ldr	r3, [pc, #292]	@ (8002844 <process_protocol_data+0x2bc>)
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002724:	4b3e      	ldr	r3, [pc, #248]	@ (8002820 <process_protocol_data+0x298>)
 8002726:	2201      	movs	r2, #1
 8002728:	701a      	strb	r2, [r3, #0]
				break;
 800272a:	e0bf      	b.n	80028ac <process_protocol_data+0x324>
			}

			frame_buffer[buffer_pos++] = c;
 800272c:	4b3d      	ldr	r3, [pc, #244]	@ (8002824 <process_protocol_data+0x29c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	493c      	ldr	r1, [pc, #240]	@ (8002824 <process_protocol_data+0x29c>)
 8002734:	600a      	str	r2, [r1, #0]
 8002736:	493c      	ldr	r1, [pc, #240]	@ (8002828 <process_protocol_data+0x2a0>)
 8002738:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800273c:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 800273e:	4b40      	ldr	r3, [pc, #256]	@ (8002840 <process_protocol_data+0x2b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	3301      	adds	r3, #1
 8002744:	4a3e      	ldr	r2, [pc, #248]	@ (8002840 <process_protocol_data+0x2b8>)
 8002746:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002748:	4b36      	ldr	r3, [pc, #216]	@ (8002824 <process_protocol_data+0x29c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f240 2211 	movw	r2, #529	@ 0x211
 8002750:	4293      	cmp	r3, r2
 8002752:	d906      	bls.n	8002762 <process_protocol_data+0x1da>
				state = STATE_IDLE;
 8002754:	4b32      	ldr	r3, [pc, #200]	@ (8002820 <process_protocol_data+0x298>)
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 800275a:	4b32      	ldr	r3, [pc, #200]	@ (8002824 <process_protocol_data+0x29c>)
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
				break;
 8002760:	e0a4      	b.n	80028ac <process_protocol_data+0x324>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 8002762:	4b36      	ldr	r3, [pc, #216]	@ (800283c <process_protocol_data+0x2b4>)
 8002764:	881b      	ldrh	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	4b35      	ldr	r3, [pc, #212]	@ (8002840 <process_protocol_data+0x2b8>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	f200 809a 	bhi.w	80028a6 <process_protocol_data+0x31e>
				//Zapisanie danych do odpowiedniej zmiennej
				size_t data_start = 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8002772:	230c      	movs	r3, #12
 8002774:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						+ FIELD_DATA_LEN + FIELD_ID_LEN;
				char data_str[MAX_PAYLOAD_LEN + 1];
				memcpy(data_str, &frame_buffer[data_start], expected_data_len);
 8002778:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800277c:	4a2a      	ldr	r2, [pc, #168]	@ (8002828 <process_protocol_data+0x2a0>)
 800277e:	1899      	adds	r1, r3, r2
 8002780:	4b2e      	ldr	r3, [pc, #184]	@ (800283c <process_protocol_data+0x2b4>)
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	4618      	mov	r0, r3
 800278a:	f007 fca5 	bl	800a0d8 <memcpy>
				data_str[expected_data_len] = '\0';
 800278e:	4b2b      	ldr	r3, [pc, #172]	@ (800283c <process_protocol_data+0x2b4>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	461a      	mov	r2, r3
 8002794:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002798:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800279c:	2100      	movs	r1, #0
 800279e:	5499      	strb	r1, [r3, r2]

				// Przejscie do pobierania CRC
				crc_pos = 0;
 80027a0:	4b28      	ldr	r3, [pc, #160]	@ (8002844 <process_protocol_data+0x2bc>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 80027a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002820 <process_protocol_data+0x298>)
 80027a8:	2203      	movs	r2, #3
 80027aa:	701a      	strb	r2, [r3, #0]
			}
			break;
 80027ac:	e07b      	b.n	80028a6 <process_protocol_data+0x31e>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 80027ae:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027b2:	2b26      	cmp	r3, #38	@ 0x26
 80027b4:	d115      	bne.n	80027e2 <process_protocol_data+0x25a>
				buffer_pos = 0;
 80027b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <process_protocol_data+0x29c>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80027bc:	4b19      	ldr	r3, [pc, #100]	@ (8002824 <process_protocol_data+0x29c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	1c5a      	adds	r2, r3, #1
 80027c2:	4918      	ldr	r1, [pc, #96]	@ (8002824 <process_protocol_data+0x29c>)
 80027c4:	600a      	str	r2, [r1, #0]
 80027c6:	4918      	ldr	r1, [pc, #96]	@ (8002828 <process_protocol_data+0x2a0>)
 80027c8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027cc:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80027ce:	4b17      	ldr	r3, [pc, #92]	@ (800282c <process_protocol_data+0x2a4>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80027d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002844 <process_protocol_data+0x2bc>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80027da:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <process_protocol_data+0x298>)
 80027dc:	2201      	movs	r2, #1
 80027de:	701a      	strb	r2, [r3, #0]
				break;
 80027e0:	e064      	b.n	80028ac <process_protocol_data+0x324>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 80027e2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80027e8:	d12e      	bne.n	8002848 <process_protocol_data+0x2c0>
				// Dodaje gwiazdke do bufora, aby parse_frame widzialo komplet
				frame_buffer[buffer_pos++] = c;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <process_protocol_data+0x29c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	490c      	ldr	r1, [pc, #48]	@ (8002824 <process_protocol_data+0x29c>)
 80027f2:	600a      	str	r2, [r1, #0]
 80027f4:	490c      	ldr	r1, [pc, #48]	@ (8002828 <process_protocol_data+0x2a0>)
 80027f6:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027fa:	54ca      	strb	r2, [r1, r3]

				// Przekazuje do przetworzenia
				process_received_frame(frame_buffer, buffer_pos);
 80027fc:	4b09      	ldr	r3, [pc, #36]	@ (8002824 <process_protocol_data+0x29c>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	b29b      	uxth	r3, r3
 8002802:	4619      	mov	r1, r3
 8002804:	4808      	ldr	r0, [pc, #32]	@ (8002828 <process_protocol_data+0x2a0>)
 8002806:	f7ff fdbf 	bl	8002388 <process_received_frame>

				// Resetuje stan
				state = STATE_IDLE;
 800280a:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <process_protocol_data+0x298>)
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002810:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <process_protocol_data+0x29c>)
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002816:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <process_protocol_data+0x2bc>)
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
				break;
 800281c:	e046      	b.n	80028ac <process_protocol_data+0x324>
 800281e:	bf00      	nop
 8002820:	2000243e 	.word	0x2000243e
 8002824:	20002440 	.word	0x20002440
 8002828:	20002444 	.word	0x20002444
 800282c:	20002658 	.word	0x20002658
 8002830:	20002445 	.word	0x20002445
 8002834:	20002448 	.word	0x20002448
 8002838:	2000244b 	.word	0x2000244b
 800283c:	2000265c 	.word	0x2000265c
 8002840:	20002660 	.word	0x20002660
 8002844:	20002664 	.word	0x20002664
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 8002848:	4b1f      	ldr	r3, [pc, #124]	@ (80028c8 <process_protocol_data+0x340>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	491e      	ldr	r1, [pc, #120]	@ (80028c8 <process_protocol_data+0x340>)
 8002850:	600a      	str	r2, [r1, #0]
 8002852:	491e      	ldr	r1, [pc, #120]	@ (80028cc <process_protocol_data+0x344>)
 8002854:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002858:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 800285a:	4b1d      	ldr	r3, [pc, #116]	@ (80028d0 <process_protocol_data+0x348>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	3301      	adds	r3, #1
 8002860:	4a1b      	ldr	r2, [pc, #108]	@ (80028d0 <process_protocol_data+0x348>)
 8002862:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 8002864:	4b1a      	ldr	r3, [pc, #104]	@ (80028d0 <process_protocol_data+0x348>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b04      	cmp	r3, #4
 800286a:	d908      	bls.n	800287e <process_protocol_data+0x2f6>
				state = STATE_IDLE;
 800286c:	4b19      	ldr	r3, [pc, #100]	@ (80028d4 <process_protocol_data+0x34c>)
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002872:	4b15      	ldr	r3, [pc, #84]	@ (80028c8 <process_protocol_data+0x340>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002878:	4b15      	ldr	r3, [pc, #84]	@ (80028d0 <process_protocol_data+0x348>)
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 800287e:	4b12      	ldr	r3, [pc, #72]	@ (80028c8 <process_protocol_data+0x340>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f240 2211 	movw	r2, #529	@ 0x211
 8002886:	4293      	cmp	r3, r2
 8002888:	d90f      	bls.n	80028aa <process_protocol_data+0x322>
				state = STATE_IDLE;
 800288a:	4b12      	ldr	r3, [pc, #72]	@ (80028d4 <process_protocol_data+0x34c>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002890:	4b0d      	ldr	r3, [pc, #52]	@ (80028c8 <process_protocol_data+0x340>)
 8002892:	2200      	movs	r2, #0
 8002894:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002896:	4b0e      	ldr	r3, [pc, #56]	@ (80028d0 <process_protocol_data+0x348>)
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
			}
			break;
 800289c:	e005      	b.n	80028aa <process_protocol_data+0x322>
			break;
 800289e:	bf00      	nop
 80028a0:	e004      	b.n	80028ac <process_protocol_data+0x324>
			break;
 80028a2:	bf00      	nop
 80028a4:	e002      	b.n	80028ac <process_protocol_data+0x324>
			break;
 80028a6:	bf00      	nop
 80028a8:	e000      	b.n	80028ac <process_protocol_data+0x324>
			break;
 80028aa:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 80028ac:	f7fd feae 	bl	800060c <UART_RX_IsEmpty>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f43f ae6c 	beq.w	8002590 <process_protocol_data+0x8>
		}
	}
}
 80028b8:	e000      	b.n	80028bc <process_protocol_data+0x334>
			break; // Brak danych
 80028ba:	bf00      	nop
}
 80028bc:	bf00      	nop
 80028be:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20002440 	.word	0x20002440
 80028cc:	20002444 	.word	0x20002444
 80028d0:	20002664 	.word	0x20002664
 80028d4:	2000243e 	.word	0x2000243e

080028d8 <process_command>:
 * @brief Process parsed command frame
 * @param frame Pointer to parsed frame structure
 * @param response_buffer Buffer for response
 * @param response_size Size of response buffer
 */
void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 80028d8:	b590      	push	{r4, r7, lr}
 80028da:	b0d5      	sub	sp, #340	@ 0x154
 80028dc:	af04      	add	r7, sp, #16
 80028de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80028e6:	6018      	str	r0, [r3, #0]
 80028e8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028ec:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80028f0:	6019      	str	r1, [r3, #0]
 80028f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028f6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80028fa:	601a      	str	r2, [r3, #0]
	char data_buffer[MAX_PAYLOAD_LEN];
	ErrorCode error = 0;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	switch (frame->command) {
 8002902:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002906:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f993 310c 	ldrsb.w	r3, [r3, #268]	@ 0x10c
 8002910:	2b0b      	cmp	r3, #11
 8002912:	f200 8588 	bhi.w	8003426 <process_command+0xb4e>
 8002916:	a201      	add	r2, pc, #4	@ (adr r2, 800291c <process_command+0x44>)
 8002918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291c:	0800294d 	.word	0x0800294d
 8002920:	080029ab 	.word	0x080029ab
 8002924:	08002cff 	.word	0x08002cff
 8002928:	08002eeb 	.word	0x08002eeb
 800292c:	080030a1 	.word	0x080030a1
 8002930:	0800327d 	.word	0x0800327d
 8002934:	08002e83 	.word	0x08002e83
 8002938:	0800301b 	.word	0x0800301b
 800293c:	080031e9 	.word	0x080031e9
 8002940:	080033a1 	.word	0x080033a1
 8002944:	08002a09 	.word	0x08002a09
 8002948:	08002aeb 	.word	0x08002aeb
	case START_CMD:
		// Start data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 800294c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002950:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002954:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002956:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800295a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	7a9b      	ldrb	r3, [r3, #10]
 8002962:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002966:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800296a:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800296e:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002972:	2400      	movs	r4, #0
 8002974:	9402      	str	r4, [sp, #8]
 8002976:	4cab      	ldr	r4, [pc, #684]	@ (8002c24 <process_command+0x34c>)
 8002978:	9401      	str	r4, [sp, #4]
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	4613      	mov	r3, r2
 800297e:	4aaa      	ldr	r2, [pc, #680]	@ (8002c28 <process_command+0x350>)
 8002980:	6809      	ldr	r1, [r1, #0]
 8002982:	6800      	ldr	r0, [r0, #0]
 8002984:	f7ff fb06 	bl	8001f94 <build_response_frame>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8575 	beq.w	800347a <process_command+0xba2>
			HAL_TIM_Base_Start_IT(&htim3);
 8002990:	48a6      	ldr	r0, [pc, #664]	@ (8002c2c <process_command+0x354>)
 8002992:	f005 fedf 	bl	8008754 <HAL_TIM_Base_Start_IT>
			UART_TX_FSend("%s", response_buffer);
 8002996:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800299a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800299e:	6819      	ldr	r1, [r3, #0]
 80029a0:	48a3      	ldr	r0, [pc, #652]	@ (8002c30 <process_command+0x358>)
 80029a2:	f7fd fe6d 	bl	8000680 <UART_TX_FSend>
		}
		break;
 80029a6:	f000 bd68 	b.w	800347a <process_command+0xba2>

	case STOP_CMD:
		// Stop data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 80029aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80029b2:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80029b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	7a9b      	ldrb	r3, [r3, #10]
 80029c0:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80029c4:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80029c8:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80029cc:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80029d0:	2400      	movs	r4, #0
 80029d2:	9402      	str	r4, [sp, #8]
 80029d4:	4c93      	ldr	r4, [pc, #588]	@ (8002c24 <process_command+0x34c>)
 80029d6:	9401      	str	r4, [sp, #4]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	4613      	mov	r3, r2
 80029dc:	4a92      	ldr	r2, [pc, #584]	@ (8002c28 <process_command+0x350>)
 80029de:	6809      	ldr	r1, [r1, #0]
 80029e0:	6800      	ldr	r0, [r0, #0]
 80029e2:	f7ff fad7 	bl	8001f94 <build_response_frame>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 8548 	beq.w	800347e <process_command+0xba6>
			HAL_TIM_Base_Stop_IT(&htim3);
 80029ee:	488f      	ldr	r0, [pc, #572]	@ (8002c2c <process_command+0x354>)
 80029f0:	f005 ff20 	bl	8008834 <HAL_TIM_Base_Stop_IT>
			UART_TX_FSend("%s", response_buffer);
 80029f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029f8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80029fc:	6819      	ldr	r1, [r3, #0]
 80029fe:	488c      	ldr	r0, [pc, #560]	@ (8002c30 <process_command+0x358>)
 8002a00:	f7fd fe3e 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8002a04:	f000 bd3b 	b.w	800347e <process_command+0xba6>

	case RDRAW_CMD:
		// Read raw sensor data in ANS format
	{
		ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002a08:	f7fd fef0 	bl	80007ec <ColorBuffer_GetLatest>
 8002a0c:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
		if (latest != NULL) {
 8002a10:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d035      	beq.n	8002a84 <process_command+0x1ac>
			format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002a18:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002a1c:	f107 0310 	add.w	r3, r7, #16
 8002a20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fe fa53 	bl	8000ed0 <format_ans_data>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002a2a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a32:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002a34:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	7a9b      	ldrb	r3, [r3, #10]
 8002a40:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002a44:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002a48:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002a4c:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002a50:	2200      	movs	r2, #0
 8002a52:	9202      	str	r2, [sp, #8]
 8002a54:	f107 0210 	add.w	r2, r7, #16
 8002a58:	9201      	str	r2, [sp, #4]
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	4623      	mov	r3, r4
 8002a5e:	4a72      	ldr	r2, [pc, #456]	@ (8002c28 <process_command+0x350>)
 8002a60:	6809      	ldr	r1, [r1, #0]
 8002a62:	6800      	ldr	r0, [r0, #0]
 8002a64:	f7ff fa96 	bl	8001f94 <build_response_frame>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 8509 	beq.w	8003482 <process_command+0xbaa>
				UART_TX_FSend("%s", response_buffer);
 8002a70:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a74:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a78:	6819      	ldr	r1, [r3, #0]
 8002a7a:	486d      	ldr	r0, [pc, #436]	@ (8002c30 <process_command+0x358>)
 8002a7c:	f7fd fe00 	bl	8000680 <UART_TX_FSend>
					frame->sender, frame->frame_id, data_buffer, 0)) {
				UART_TX_FSend("%s", response_buffer);
			}
		}
	}
		break;
 8002a80:	f000 bcff 	b.w	8003482 <process_command+0xbaa>
			sprintf(data_buffer, NODATA_STR);
 8002a84:	f107 0310 	add.w	r3, r7, #16
 8002a88:	496a      	ldr	r1, [pc, #424]	@ (8002c34 <process_command+0x35c>)
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f007 fa9a 	bl	8009fc4 <siprintf>
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002a90:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a98:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002a9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	7a9b      	ldrb	r3, [r3, #10]
 8002aa6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002aaa:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002aae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002ab2:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	9202      	str	r2, [sp, #8]
 8002aba:	f107 0210 	add.w	r2, r7, #16
 8002abe:	9201      	str	r2, [sp, #4]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	4623      	mov	r3, r4
 8002ac4:	4a58      	ldr	r2, [pc, #352]	@ (8002c28 <process_command+0x350>)
 8002ac6:	6809      	ldr	r1, [r1, #0]
 8002ac8:	6800      	ldr	r0, [r0, #0]
 8002aca:	f7ff fa63 	bl	8001f94 <build_response_frame>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 84d6 	beq.w	8003482 <process_command+0xbaa>
				UART_TX_FSend("%s", response_buffer);
 8002ad6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ada:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ade:	6819      	ldr	r1, [r3, #0]
 8002ae0:	4853      	ldr	r0, [pc, #332]	@ (8002c30 <process_command+0x358>)
 8002ae2:	f7fd fdcd 	bl	8000680 <UART_TX_FSend>
		break;
 8002ae6:	f000 bccc 	b.w	8003482 <process_command+0xbaa>

	case RDARC_CMD:
		// Read archived data by time offset (5 digits)
	{
		if (frame->params_len != PARAM_LEN_RDARC) {
 8002aea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002aee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002af8:	2b05      	cmp	r3, #5
 8002afa:	d003      	beq.n	8002b04 <process_command+0x22c>
			error = WRLEN;
 8002afc:	2302      	movs	r3, #2
 8002afe:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002b02:	e0cb      	b.n	8002c9c <process_command+0x3c4>
		} else {
			// Parse time offset parameter (5 ASCII digits)
			uint32_t time_offset = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
			for (int i = 0; i < 5; i++) {
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002b10:	e02a      	b.n	8002b68 <process_command+0x290>
				char digit = frame->params[i];
 8002b12:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b20:	4413      	add	r3, r2
 8002b22:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
				if (digit < '0' || digit > '9') {
 8002b2c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002b30:	2b2f      	cmp	r3, #47	@ 0x2f
 8002b32:	d903      	bls.n	8002b3c <process_command+0x264>
 8002b34:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002b38:	2b39      	cmp	r3, #57	@ 0x39
 8002b3a:	d903      	bls.n	8002b44 <process_command+0x26c>
					error = WRCMD;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
					break;
 8002b42:	e015      	b.n	8002b70 <process_command+0x298>
				}
				time_offset = time_offset * 10 + (digit - '0');
 8002b44:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002b48:	4613      	mov	r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	461a      	mov	r2, r3
 8002b52:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002b56:	4413      	add	r3, r2
 8002b58:	3b30      	subs	r3, #48	@ 0x30
 8002b5a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
			for (int i = 0; i < 5; i++) {
 8002b5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b62:	3301      	adds	r3, #1
 8002b64:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002b68:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	ddd0      	ble.n	8002b12 <process_command+0x23a>
			}

			if (!error) {
 8002b70:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f040 8091 	bne.w	8002c9c <process_command+0x3c4>
				// Validate time offset range: 00001 - Tmax = 600 * Tint
				extern volatile uint32_t timer_interval;
				uint32_t max_offset = COLOR_BUFFER_SIZE * timer_interval;
 8002b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8002c38 <process_command+0x360>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002b82:	fb02 f303 	mul.w	r3, r2, r3
 8002b86:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
				if (time_offset == 0 || time_offset > max_offset) {
 8002b8a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d005      	beq.n	8002b9e <process_command+0x2c6>
 8002b92:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002b96:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d903      	bls.n	8002ba6 <process_command+0x2ce>
					error = WRPOS; // Invalid time offset range
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002ba4:	e07a      	b.n	8002c9c <process_command+0x3c4>
				} else {
					ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(
 8002ba6:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8002baa:	f7fd fe49 	bl	8000840 <ColorBuffer_GetByTimeOffset>
 8002bae:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
							time_offset);
					if (entry != NULL) {
 8002bb2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d040      	beq.n	8002c3c <process_command+0x364>
						format_ans_data(data_buffer, sizeof(data_buffer),
 8002bba:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8002bbe:	f107 0310 	add.w	r3, r7, #16
 8002bc2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe f982 	bl	8000ed0 <format_ans_data>
								&entry->data);
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002bcc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bd4:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002bd6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bda:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	7a9b      	ldrb	r3, [r3, #10]
 8002be2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002be6:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002bea:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bee:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	9202      	str	r2, [sp, #8]
 8002bf6:	f107 0210 	add.w	r2, r7, #16
 8002bfa:	9201      	str	r2, [sp, #4]
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	4623      	mov	r3, r4
 8002c00:	4a09      	ldr	r2, [pc, #36]	@ (8002c28 <process_command+0x350>)
 8002c02:	6809      	ldr	r1, [r1, #0]
 8002c04:	6800      	ldr	r0, [r0, #0]
 8002c06:	f7ff f9c5 	bl	8001f94 <build_response_frame>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d045      	beq.n	8002c9c <process_command+0x3c4>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002c10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c14:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c18:	6819      	ldr	r1, [r3, #0]
 8002c1a:	4805      	ldr	r0, [pc, #20]	@ (8002c30 <process_command+0x358>)
 8002c1c:	f7fd fd30 	bl	8000680 <UART_TX_FSend>
 8002c20:	e03c      	b.n	8002c9c <process_command+0x3c4>
 8002c22:	bf00      	nop
 8002c24:	0800aa6c 	.word	0x0800aa6c
 8002c28:	0800aa14 	.word	0x0800aa14
 8002c2c:	20002678 	.word	0x20002678
 8002c30:	0800aa68 	.word	0x0800aa68
 8002c34:	0800aa70 	.word	0x0800aa70
 8002c38:	20000000 	.word	0x20000000
						}
					} else {
						// No data found for given time offset
						sprintf(data_buffer, NODATA_STR);
 8002c3c:	f107 0310 	add.w	r3, r7, #16
 8002c40:	49b0      	ldr	r1, [pc, #704]	@ (8002f04 <process_command+0x62c>)
 8002c42:	4618      	mov	r0, r3
 8002c44:	f007 f9be 	bl	8009fc4 <siprintf>
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002c48:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c50:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002c52:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c56:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	7a9b      	ldrb	r3, [r3, #10]
 8002c5e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c62:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002c66:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c6a:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002c6e:	2200      	movs	r2, #0
 8002c70:	9202      	str	r2, [sp, #8]
 8002c72:	f107 0210 	add.w	r2, r7, #16
 8002c76:	9201      	str	r2, [sp, #4]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	4623      	mov	r3, r4
 8002c7c:	4aa2      	ldr	r2, [pc, #648]	@ (8002f08 <process_command+0x630>)
 8002c7e:	6809      	ldr	r1, [r1, #0]
 8002c80:	6800      	ldr	r0, [r0, #0]
 8002c82:	f7ff f987 	bl	8001f94 <build_response_frame>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d007      	beq.n	8002c9c <process_command+0x3c4>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002c8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c90:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c94:	6819      	ldr	r1, [r3, #0]
 8002c96:	489d      	ldr	r0, [pc, #628]	@ (8002f0c <process_command+0x634>)
 8002c98:	f7fd fcf2 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 8002c9c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 83f0 	beq.w	8003486 <process_command+0xbae>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002ca6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002caa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cae:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002cb0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cb4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	7a9b      	ldrb	r3, [r3, #10]
 8002cbc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002cc0:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002cc4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002cc8:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002ccc:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002cd0:	9202      	str	r2, [sp, #8]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	9201      	str	r2, [sp, #4]
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	4623      	mov	r3, r4
 8002cda:	4a8b      	ldr	r2, [pc, #556]	@ (8002f08 <process_command+0x630>)
 8002cdc:	6809      	ldr	r1, [r1, #0]
 8002cde:	6800      	ldr	r0, [r0, #0]
 8002ce0:	f7ff f958 	bl	8001f94 <build_response_frame>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 83cd 	beq.w	8003486 <process_command+0xbae>
				UART_TX_FSend("%s", response_buffer);
 8002cec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cf0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002cf4:	6819      	ldr	r1, [r3, #0]
 8002cf6:	4885      	ldr	r0, [pc, #532]	@ (8002f0c <process_command+0x634>)
 8002cf8:	f7fd fcc2 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002cfc:	e3c3      	b.n	8003486 <process_command+0xbae>


	case SETINT_CMD:
		// Set collection interval (5 digits)
	{
		if (frame->params_len != PARAM_LEN_SETINT) {
 8002cfe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	d003      	beq.n	8002d18 <process_command+0x440>
			error = WRLEN;
 8002d10:	2302      	movs	r3, #2
 8002d12:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002d16:	e083      	b.n	8002e20 <process_command+0x548>
		} else {
			// Parse interval parameter (5 ASCII digits)
			uint32_t new_interval = 0;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
			for (int i = 0; i < 5; i++) {
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002d24:	e02a      	b.n	8002d7c <process_command+0x4a4>
				char digit = frame->params[i];
 8002d26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002d34:	4413      	add	r3, r2
 8002d36:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
				if (digit < '0' || digit > '9') {
 8002d40:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8002d44:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d46:	d903      	bls.n	8002d50 <process_command+0x478>
 8002d48:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8002d4c:	2b39      	cmp	r3, #57	@ 0x39
 8002d4e:	d903      	bls.n	8002d58 <process_command+0x480>
					error = WRCMD;
 8002d50:	2301      	movs	r3, #1
 8002d52:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
					break;
 8002d56:	e015      	b.n	8002d84 <process_command+0x4ac>
				}
				new_interval = new_interval * 10 + (digit - '0');
 8002d58:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	461a      	mov	r2, r3
 8002d66:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8002d6a:	4413      	add	r3, r2
 8002d6c:	3b30      	subs	r3, #48	@ 0x30
 8002d6e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
			for (int i = 0; i < 5; i++) {
 8002d72:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002d76:	3301      	adds	r3, #1
 8002d78:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002d7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002d80:	2b04      	cmp	r3, #4
 8002d82:	ddd0      	ble.n	8002d26 <process_command+0x44e>
			}

			if (!error && new_interval > 0) {
 8002d84:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d144      	bne.n	8002e16 <process_command+0x53e>
 8002d8c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d040      	beq.n	8002e16 <process_command+0x53e>
				// Check if new interval is longer than current integration time
				uint16_t integration_time = get_integration_time_ms(current_time_index);
 8002d94:	4b5e      	ldr	r3, [pc, #376]	@ (8002f10 <process_command+0x638>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7fe f93c 	bl	8001018 <get_integration_time_ms>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
				if (new_interval <= integration_time) {
 8002da6:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8002daa:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d803      	bhi.n	8002dba <process_command+0x4e2>
					error = WRTIME; // Interval must be longer than integration time
 8002db2:	2305      	movs	r3, #5
 8002db4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			if (!error && new_interval > 0) {
 8002db8:	e031      	b.n	8002e1e <process_command+0x546>
				} else {
					extern volatile uint32_t timer_interval;
					timer_interval = new_interval;
 8002dba:	4a56      	ldr	r2, [pc, #344]	@ (8002f14 <process_command+0x63c>)
 8002dbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002dc0:	6013      	str	r3, [r2, #0]

					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002dc2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dc6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dca:	681a      	ldr	r2, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002dcc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	7a9b      	ldrb	r3, [r3, #10]
 8002dd8:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002ddc:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002de0:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002de4:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002de8:	2400      	movs	r4, #0
 8002dea:	9402      	str	r4, [sp, #8]
 8002dec:	4c4a      	ldr	r4, [pc, #296]	@ (8002f18 <process_command+0x640>)
 8002dee:	9401      	str	r4, [sp, #4]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	4613      	mov	r3, r2
 8002df4:	4a44      	ldr	r2, [pc, #272]	@ (8002f08 <process_command+0x630>)
 8002df6:	6809      	ldr	r1, [r1, #0]
 8002df8:	6800      	ldr	r0, [r0, #0]
 8002dfa:	f7ff f8cb 	bl	8001f94 <build_response_frame>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00c      	beq.n	8002e1e <process_command+0x546>
						UART_TX_FSend("%s", response_buffer);
 8002e04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e08:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e0c:	6819      	ldr	r1, [r3, #0]
 8002e0e:	483f      	ldr	r0, [pc, #252]	@ (8002f0c <process_command+0x634>)
 8002e10:	f7fd fc36 	bl	8000680 <UART_TX_FSend>
			if (!error && new_interval > 0) {
 8002e14:	e003      	b.n	8002e1e <process_command+0x546>
					}
				}
			} else {
				error = WRCMD;
 8002e16:	2301      	movs	r3, #1
 8002e18:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002e1c:	e000      	b.n	8002e20 <process_command+0x548>
			if (!error && new_interval > 0) {
 8002e1e:	bf00      	nop
			}
		}

		if (error) {
 8002e20:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 8330 	beq.w	800348a <process_command+0xbb2>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002e2a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e32:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e34:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	7a9b      	ldrb	r3, [r3, #10]
 8002e40:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e44:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002e48:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e4c:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002e50:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002e54:	9202      	str	r2, [sp, #8]
 8002e56:	2200      	movs	r2, #0
 8002e58:	9201      	str	r2, [sp, #4]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	4623      	mov	r3, r4
 8002e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8002f08 <process_command+0x630>)
 8002e60:	6809      	ldr	r1, [r1, #0]
 8002e62:	6800      	ldr	r0, [r0, #0]
 8002e64:	f7ff f896 	bl	8001f94 <build_response_frame>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 830d 	beq.w	800348a <process_command+0xbb2>
				UART_TX_FSend("%s", response_buffer);
 8002e70:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e74:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e78:	6819      	ldr	r1, [r3, #0]
 8002e7a:	4824      	ldr	r0, [pc, #144]	@ (8002f0c <process_command+0x634>)
 8002e7c:	f7fd fc00 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002e80:	e303      	b.n	800348a <process_command+0xbb2>

	case GETINT_CMD:
		// Get current collection interval
	{
		extern volatile uint32_t timer_interval;
		sprintf(data_buffer, INT_PREFIX "%05lu", timer_interval);
 8002e82:	4b24      	ldr	r3, [pc, #144]	@ (8002f14 <process_command+0x63c>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	f107 0310 	add.w	r3, r7, #16
 8002e8a:	4924      	ldr	r1, [pc, #144]	@ (8002f1c <process_command+0x644>)
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f007 f899 	bl	8009fc4 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8002e92:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e9a:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e9c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ea0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	7a9b      	ldrb	r3, [r3, #10]
 8002ea8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002eac:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002eb0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002eb4:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002eb8:	2200      	movs	r2, #0
 8002eba:	9202      	str	r2, [sp, #8]
 8002ebc:	f107 0210 	add.w	r2, r7, #16
 8002ec0:	9201      	str	r2, [sp, #4]
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	4623      	mov	r3, r4
 8002ec6:	4a10      	ldr	r2, [pc, #64]	@ (8002f08 <process_command+0x630>)
 8002ec8:	6809      	ldr	r1, [r1, #0]
 8002eca:	6800      	ldr	r0, [r0, #0]
 8002ecc:	f7ff f862 	bl	8001f94 <build_response_frame>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 82db 	beq.w	800348e <process_command+0xbb6>
			UART_TX_FSend("%s", response_buffer);
 8002ed8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002edc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ee0:	6819      	ldr	r1, [r3, #0]
 8002ee2:	480a      	ldr	r0, [pc, #40]	@ (8002f0c <process_command+0x634>)
 8002ee4:	f7fd fbcc 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8002ee8:	e2d1      	b.n	800348e <process_command+0xbb6>

	case SETGAIN_CMD:
		// Set gain index (1 digit: 0-3)
	{
		if (frame->params_len != PARAM_LEN_SETGAIN) {
 8002eea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002eee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d011      	beq.n	8002f20 <process_command+0x648>
			error = WRLEN;
 8002efc:	2302      	movs	r3, #2
 8002efe:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002f02:	e059      	b.n	8002fb8 <process_command+0x6e0>
 8002f04:	0800aa70 	.word	0x0800aa70
 8002f08:	0800aa14 	.word	0x0800aa14
 8002f0c:	0800aa68 	.word	0x0800aa68
 8002f10:	20000004 	.word	0x20000004
 8002f14:	20000000 	.word	0x20000000
 8002f18:	0800aa6c 	.word	0x0800aa6c
 8002f1c:	0800aa78 	.word	0x0800aa78
		} else {
			char gain_char = frame->params[0];
 8002f20:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8002f2e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			if (gain_char >= '0' && gain_char <= '3') {
 8002f32:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8002f36:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f38:	d93b      	bls.n	8002fb2 <process_command+0x6da>
 8002f3a:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8002f3e:	2b33      	cmp	r3, #51	@ 0x33
 8002f40:	d837      	bhi.n	8002fb2 <process_command+0x6da>
				current_gain_index = gain_char - '0';
 8002f42:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8002f46:	3b30      	subs	r3, #48	@ 0x30
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4bc2      	ldr	r3, [pc, #776]	@ (8003254 <process_command+0x97c>)
 8002f4c:	701a      	strb	r2, [r3, #0]
				TCS34725_WriteReg(&hi2c1, TCS34725_CONTROL, current_gain_index);
 8002f4e:	4bc1      	ldr	r3, [pc, #772]	@ (8003254 <process_command+0x97c>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	461a      	mov	r2, r3
 8002f56:	210f      	movs	r1, #15
 8002f58:	48bf      	ldr	r0, [pc, #764]	@ (8003258 <process_command+0x980>)
 8002f5a:	f000 fb95 	bl	8003688 <TCS34725_WriteReg>
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002f5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f66:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8002f68:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f6c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	7a9b      	ldrb	r3, [r3, #10]
 8002f74:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002f78:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002f7c:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002f80:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002f84:	2400      	movs	r4, #0
 8002f86:	9402      	str	r4, [sp, #8]
 8002f88:	4cb4      	ldr	r4, [pc, #720]	@ (800325c <process_command+0x984>)
 8002f8a:	9401      	str	r4, [sp, #4]
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	4ab3      	ldr	r2, [pc, #716]	@ (8003260 <process_command+0x988>)
 8002f92:	6809      	ldr	r1, [r1, #0]
 8002f94:	6800      	ldr	r0, [r0, #0]
 8002f96:	f7fe fffd 	bl	8001f94 <build_response_frame>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <process_command+0x6e0>
					UART_TX_FSend("%s", response_buffer);
 8002fa0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fa4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fa8:	6819      	ldr	r1, [r3, #0]
 8002faa:	48ae      	ldr	r0, [pc, #696]	@ (8003264 <process_command+0x98c>)
 8002fac:	f7fd fb68 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8002fb0:	e002      	b.n	8002fb8 <process_command+0x6e0>
				}
			} else {
				error = WRCMD;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			}
		}

		if (error) {
 8002fb8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f000 8268 	beq.w	8003492 <process_command+0xbba>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002fc2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fc6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002fca:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002fcc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	7a9b      	ldrb	r3, [r3, #10]
 8002fd8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002fdc:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002fe0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002fe4:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002fe8:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002fec:	9202      	str	r2, [sp, #8]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	9201      	str	r2, [sp, #4]
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	4623      	mov	r3, r4
 8002ff6:	4a9a      	ldr	r2, [pc, #616]	@ (8003260 <process_command+0x988>)
 8002ff8:	6809      	ldr	r1, [r1, #0]
 8002ffa:	6800      	ldr	r0, [r0, #0]
 8002ffc:	f7fe ffca 	bl	8001f94 <build_response_frame>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 8245 	beq.w	8003492 <process_command+0xbba>
				UART_TX_FSend("%s", response_buffer);
 8003008:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800300c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003010:	6819      	ldr	r1, [r3, #0]
 8003012:	4894      	ldr	r0, [pc, #592]	@ (8003264 <process_command+0x98c>)
 8003014:	f7fd fb34 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003018:	e23b      	b.n	8003492 <process_command+0xbba>

	case GETGAIN_CMD:
		// Get current gain index
	{
		sprintf(data_buffer, GAIN_PREFIX "%01u", current_gain_index);
 800301a:	4b8e      	ldr	r3, [pc, #568]	@ (8003254 <process_command+0x97c>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	b2db      	uxtb	r3, r3
 8003020:	461a      	mov	r2, r3
 8003022:	f107 0310 	add.w	r3, r7, #16
 8003026:	4990      	ldr	r1, [pc, #576]	@ (8003268 <process_command+0x990>)
 8003028:	4618      	mov	r0, r3
 800302a:	f006 ffcb 	bl	8009fc4 <siprintf>
		TCS34725_WriteReg(&hi2c1, TCS34725_ATIME, TIME_TABLE[current_time_index]);
 800302e:	4b8f      	ldr	r3, [pc, #572]	@ (800326c <process_command+0x994>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	4b8e      	ldr	r3, [pc, #568]	@ (8003270 <process_command+0x998>)
 8003038:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	461a      	mov	r2, r3
 8003040:	2101      	movs	r1, #1
 8003042:	4885      	ldr	r0, [pc, #532]	@ (8003258 <process_command+0x980>)
 8003044:	f000 fb20 	bl	8003688 <TCS34725_WriteReg>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003048:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800304c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003050:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003052:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003056:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	7a9b      	ldrb	r3, [r3, #10]
 800305e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003062:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003066:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800306a:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 800306e:	2200      	movs	r2, #0
 8003070:	9202      	str	r2, [sp, #8]
 8003072:	f107 0210 	add.w	r2, r7, #16
 8003076:	9201      	str	r2, [sp, #4]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	4623      	mov	r3, r4
 800307c:	4a78      	ldr	r2, [pc, #480]	@ (8003260 <process_command+0x988>)
 800307e:	6809      	ldr	r1, [r1, #0]
 8003080:	6800      	ldr	r0, [r0, #0]
 8003082:	f7fe ff87 	bl	8001f94 <build_response_frame>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 8204 	beq.w	8003496 <process_command+0xbbe>
			UART_TX_FSend("%s", response_buffer);
 800308e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003092:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003096:	6819      	ldr	r1, [r3, #0]
 8003098:	4872      	ldr	r0, [pc, #456]	@ (8003264 <process_command+0x98c>)
 800309a:	f7fd faf1 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 800309e:	e1fa      	b.n	8003496 <process_command+0xbbe>

	case SETTIME_CMD:
		// Set integration time index (1 digit: 0-5)
	{
		if (frame->params_len != PARAM_LEN_SETTIME) {
 80030a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d003      	beq.n	80030ba <process_command+0x7e2>
			error = WRLEN;
 80030b2:	2302      	movs	r3, #2
 80030b4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80030b8:	e065      	b.n	8003186 <process_command+0x8ae>
		} else {
			char time_char = frame->params[0];
 80030ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80030c8:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			if (time_char >= '0' && time_char <= '4') {
 80030cc:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80030d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80030d2:	d953      	bls.n	800317c <process_command+0x8a4>
 80030d4:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80030d8:	2b34      	cmp	r3, #52	@ 0x34
 80030da:	d84f      	bhi.n	800317c <process_command+0x8a4>
				uint8_t new_time_index = time_char - '0';
 80030dc:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80030e0:	3b30      	subs	r3, #48	@ 0x30
 80030e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

				// Check if current timer interval is longer than new integration time
				extern volatile uint32_t timer_interval;
				uint16_t new_integration_time = get_integration_time_ms(new_time_index);
 80030e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd ff94 	bl	8001018 <get_integration_time_ms>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
				if (timer_interval <= new_integration_time) {
 80030f6:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80030fa:	4b5e      	ldr	r3, [pc, #376]	@ (8003274 <process_command+0x99c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d303      	bcc.n	800310a <process_command+0x832>
					error = WRTIME; // Timer interval must be longer than integration time
 8003102:	2305      	movs	r3, #5
 8003104:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			if (time_char >= '0' && time_char <= '4') {
 8003108:	e03c      	b.n	8003184 <process_command+0x8ac>
				} else {
					current_time_index = new_time_index;
 800310a:	4a58      	ldr	r2, [pc, #352]	@ (800326c <process_command+0x994>)
 800310c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003110:	7013      	strb	r3, [r2, #0]
					// Apply integration time setting to TCS34725 sensor
					TCS34725_WriteReg(&hi2c1, TCS34725_ATIME, TIME_TABLE[new_time_index]);
 8003112:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003116:	4a56      	ldr	r2, [pc, #344]	@ (8003270 <process_command+0x998>)
 8003118:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	2101      	movs	r1, #1
 8003122:	484d      	ldr	r0, [pc, #308]	@ (8003258 <process_command+0x980>)
 8003124:	f000 fab0 	bl	8003688 <TCS34725_WriteReg>
					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003128:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800312c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003130:	681a      	ldr	r2, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8003132:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003136:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	7a9b      	ldrb	r3, [r3, #10]
 800313e:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8003142:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8003146:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800314a:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800314e:	2400      	movs	r4, #0
 8003150:	9402      	str	r4, [sp, #8]
 8003152:	4c42      	ldr	r4, [pc, #264]	@ (800325c <process_command+0x984>)
 8003154:	9401      	str	r4, [sp, #4]
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	4613      	mov	r3, r2
 800315a:	4a41      	ldr	r2, [pc, #260]	@ (8003260 <process_command+0x988>)
 800315c:	6809      	ldr	r1, [r1, #0]
 800315e:	6800      	ldr	r0, [r0, #0]
 8003160:	f7fe ff18 	bl	8001f94 <build_response_frame>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00c      	beq.n	8003184 <process_command+0x8ac>
						UART_TX_FSend("%s", response_buffer);
 800316a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800316e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003172:	6819      	ldr	r1, [r3, #0]
 8003174:	483b      	ldr	r0, [pc, #236]	@ (8003264 <process_command+0x98c>)
 8003176:	f7fd fa83 	bl	8000680 <UART_TX_FSend>
			if (time_char >= '0' && time_char <= '4') {
 800317a:	e003      	b.n	8003184 <process_command+0x8ac>
					}
				}
			} else {
				error = WRCMD;
 800317c:	2301      	movs	r3, #1
 800317e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8003182:	e000      	b.n	8003186 <process_command+0x8ae>
			if (time_char >= '0' && time_char <= '4') {
 8003184:	bf00      	nop
			}
		}

		if (error) {
 8003186:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 8185 	beq.w	800349a <process_command+0xbc2>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8003190:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003194:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003198:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800319a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800319e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	7a9b      	ldrb	r3, [r3, #10]
 80031a6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80031aa:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80031ae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80031b2:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 80031b6:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80031ba:	9202      	str	r2, [sp, #8]
 80031bc:	2200      	movs	r2, #0
 80031be:	9201      	str	r2, [sp, #4]
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	4623      	mov	r3, r4
 80031c4:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <process_command+0x988>)
 80031c6:	6809      	ldr	r1, [r1, #0]
 80031c8:	6800      	ldr	r0, [r0, #0]
 80031ca:	f7fe fee3 	bl	8001f94 <build_response_frame>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 8162 	beq.w	800349a <process_command+0xbc2>
				UART_TX_FSend("%s", response_buffer);
 80031d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031da:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031de:	6819      	ldr	r1, [r3, #0]
 80031e0:	4820      	ldr	r0, [pc, #128]	@ (8003264 <process_command+0x98c>)
 80031e2:	f7fd fa4d 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 80031e6:	e158      	b.n	800349a <process_command+0xbc2>

	case GETTIME_CMD:
		// Get current integration time index
	{
		sprintf(data_buffer, TIME_PREFIX "%01u", current_time_index);
 80031e8:	4b20      	ldr	r3, [pc, #128]	@ (800326c <process_command+0x994>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	461a      	mov	r2, r3
 80031f0:	f107 0310 	add.w	r3, r7, #16
 80031f4:	4920      	ldr	r1, [pc, #128]	@ (8003278 <process_command+0x9a0>)
 80031f6:	4618      	mov	r0, r3
 80031f8:	f006 fee4 	bl	8009fc4 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 80031fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003200:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003204:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003206:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800320a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	7a9b      	ldrb	r3, [r3, #10]
 8003212:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003216:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800321a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800321e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003222:	2200      	movs	r2, #0
 8003224:	9202      	str	r2, [sp, #8]
 8003226:	f107 0210 	add.w	r2, r7, #16
 800322a:	9201      	str	r2, [sp, #4]
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	4623      	mov	r3, r4
 8003230:	4a0b      	ldr	r2, [pc, #44]	@ (8003260 <process_command+0x988>)
 8003232:	6809      	ldr	r1, [r1, #0]
 8003234:	6800      	ldr	r0, [r0, #0]
 8003236:	f7fe fead 	bl	8001f94 <build_response_frame>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 812e 	beq.w	800349e <process_command+0xbc6>
			UART_TX_FSend("%s", response_buffer);
 8003242:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003246:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800324a:	6819      	ldr	r1, [r3, #0]
 800324c:	4805      	ldr	r0, [pc, #20]	@ (8003264 <process_command+0x98c>)
 800324e:	f7fd fa17 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8003252:	e124      	b.n	800349e <process_command+0xbc6>
 8003254:	2000243c 	.word	0x2000243c
 8003258:	20002324 	.word	0x20002324
 800325c:	0800aa6c 	.word	0x0800aa6c
 8003260:	0800aa14 	.word	0x0800aa14
 8003264:	0800aa68 	.word	0x0800aa68
 8003268:	0800aa84 	.word	0x0800aa84
 800326c:	20000004 	.word	0x20000004
 8003270:	0800aca8 	.word	0x0800aca8
 8003274:	20000000 	.word	0x20000000
 8003278:	0800aa90 	.word	0x0800aa90

	case SETLED_CMD:
		// Set LED state (1 digit: '0' = OFF, '1' = ON)
	{
		if (frame->params_len != PARAM_LEN_SETLED) {
 800327c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003280:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 800328a:	2b01      	cmp	r3, #1
 800328c:	d003      	beq.n	8003296 <process_command+0x9be>
			error = WRLEN;
 800328e:	2302      	movs	r3, #2
 8003290:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8003294:	e053      	b.n	800333e <process_command+0xa66>
		} else {
			char led_char = frame->params[0];
 8003296:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800329a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80032a4:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			if (led_char == '0' || led_char == '1') {
 80032a8:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80032ac:	2b30      	cmp	r3, #48	@ 0x30
 80032ae:	d003      	beq.n	80032b8 <process_command+0x9e0>
 80032b0:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80032b4:	2b31      	cmp	r3, #49	@ 0x31
 80032b6:	d13f      	bne.n	8003338 <process_command+0xa60>
				led_state = led_char - '0';
 80032b8:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80032bc:	3b30      	subs	r3, #48	@ 0x30
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	4b7d      	ldr	r3, [pc, #500]	@ (80034b8 <process_command+0xbe0>)
 80032c2:	701a      	strb	r2, [r3, #0]

				// Apply LED state to hardware (PC3 GPIO pin)
				if (led_state == 1) {
 80032c4:	4b7c      	ldr	r3, [pc, #496]	@ (80034b8 <process_command+0xbe0>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d105      	bne.n	80032da <process_command+0xa02>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80032ce:	2201      	movs	r2, #1
 80032d0:	2108      	movs	r1, #8
 80032d2:	487a      	ldr	r0, [pc, #488]	@ (80034bc <process_command+0xbe4>)
 80032d4:	f001 fb5a 	bl	800498c <HAL_GPIO_WritePin>
 80032d8:	e004      	b.n	80032e4 <process_command+0xa0c>
				} else {
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80032da:	2200      	movs	r2, #0
 80032dc:	2108      	movs	r1, #8
 80032de:	4877      	ldr	r0, [pc, #476]	@ (80034bc <process_command+0xbe4>)
 80032e0:	f001 fb54 	bl	800498c <HAL_GPIO_WritePin>
				}

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 80032e4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032ec:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 80032ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	7a9b      	ldrb	r3, [r3, #10]
 80032fa:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80032fe:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8003302:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003306:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800330a:	2400      	movs	r4, #0
 800330c:	9402      	str	r4, [sp, #8]
 800330e:	4c6c      	ldr	r4, [pc, #432]	@ (80034c0 <process_command+0xbe8>)
 8003310:	9401      	str	r4, [sp, #4]
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	4613      	mov	r3, r2
 8003316:	4a6b      	ldr	r2, [pc, #428]	@ (80034c4 <process_command+0xbec>)
 8003318:	6809      	ldr	r1, [r1, #0]
 800331a:	6800      	ldr	r0, [r0, #0]
 800331c:	f7fe fe3a 	bl	8001f94 <build_response_frame>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00b      	beq.n	800333e <process_command+0xa66>
					UART_TX_FSend("%s", response_buffer);
 8003326:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800332a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800332e:	6819      	ldr	r1, [r3, #0]
 8003330:	4865      	ldr	r0, [pc, #404]	@ (80034c8 <process_command+0xbf0>)
 8003332:	f7fd f9a5 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8003336:	e002      	b.n	800333e <process_command+0xa66>
				}
			} else {
				error = WRCMD;
 8003338:	2301      	movs	r3, #1
 800333a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			}
		}

		if (error) {
 800333e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003342:	2b00      	cmp	r3, #0
 8003344:	f000 80ad 	beq.w	80034a2 <process_command+0xbca>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8003348:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800334c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003350:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003352:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003356:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	7a9b      	ldrb	r3, [r3, #10]
 800335e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003362:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003366:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800336a:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 800336e:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8003372:	9202      	str	r2, [sp, #8]
 8003374:	2200      	movs	r2, #0
 8003376:	9201      	str	r2, [sp, #4]
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	4623      	mov	r3, r4
 800337c:	4a51      	ldr	r2, [pc, #324]	@ (80034c4 <process_command+0xbec>)
 800337e:	6809      	ldr	r1, [r1, #0]
 8003380:	6800      	ldr	r0, [r0, #0]
 8003382:	f7fe fe07 	bl	8001f94 <build_response_frame>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 808a 	beq.w	80034a2 <process_command+0xbca>
				UART_TX_FSend("%s", response_buffer);
 800338e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003392:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003396:	6819      	ldr	r1, [r3, #0]
 8003398:	484b      	ldr	r0, [pc, #300]	@ (80034c8 <process_command+0xbf0>)
 800339a:	f7fd f971 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 800339e:	e080      	b.n	80034a2 <process_command+0xbca>

	case GETLED_CMD:
		// Get current LED state
	{
		// Read actual LED state from hardware (PC3)
		GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 80033a0:	2108      	movs	r1, #8
 80033a2:	4846      	ldr	r0, [pc, #280]	@ (80034bc <process_command+0xbe4>)
 80033a4:	f001 fada 	bl	800495c <HAL_GPIO_ReadPin>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
		uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 80033ae:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	bf0c      	ite	eq
 80033b6:	2301      	moveq	r3, #1
 80033b8:	2300      	movne	r3, #0
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

		sprintf(data_buffer, LED_PREFIX "%01u", actual_led_state);
 80033c0:	f897 211a 	ldrb.w	r2, [r7, #282]	@ 0x11a
 80033c4:	f107 0310 	add.w	r3, r7, #16
 80033c8:	4940      	ldr	r1, [pc, #256]	@ (80034cc <process_command+0xbf4>)
 80033ca:	4618      	mov	r0, r3
 80033cc:	f006 fdfa 	bl	8009fc4 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 80033d0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033d8:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80033da:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033de:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	7a9b      	ldrb	r3, [r3, #10]
 80033e6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80033ea:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80033ee:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80033f2:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 80033f6:	2200      	movs	r2, #0
 80033f8:	9202      	str	r2, [sp, #8]
 80033fa:	f107 0210 	add.w	r2, r7, #16
 80033fe:	9201      	str	r2, [sp, #4]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	4623      	mov	r3, r4
 8003404:	4a2f      	ldr	r2, [pc, #188]	@ (80034c4 <process_command+0xbec>)
 8003406:	6809      	ldr	r1, [r1, #0]
 8003408:	6800      	ldr	r0, [r0, #0]
 800340a:	f7fe fdc3 	bl	8001f94 <build_response_frame>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d048      	beq.n	80034a6 <process_command+0xbce>
			UART_TX_FSend("%s", response_buffer);
 8003414:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003418:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800341c:	6819      	ldr	r1, [r3, #0]
 800341e:	482a      	ldr	r0, [pc, #168]	@ (80034c8 <process_command+0xbf0>)
 8003420:	f7fd f92e 	bl	8000680 <UART_TX_FSend>
		}
	}
	break;
 8003424:	e03f      	b.n	80034a6 <process_command+0xbce>

	default:
		// Unknown command
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, NULL, WRCMD)) {
 8003426:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800342a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800342e:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003430:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003434:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	7a9b      	ldrb	r3, [r3, #10]
 800343c:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8003440:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8003444:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003448:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800344c:	2401      	movs	r4, #1
 800344e:	9402      	str	r4, [sp, #8]
 8003450:	2400      	movs	r4, #0
 8003452:	9401      	str	r4, [sp, #4]
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	4613      	mov	r3, r2
 8003458:	4a1a      	ldr	r2, [pc, #104]	@ (80034c4 <process_command+0xbec>)
 800345a:	6809      	ldr	r1, [r1, #0]
 800345c:	6800      	ldr	r0, [r0, #0]
 800345e:	f7fe fd99 	bl	8001f94 <build_response_frame>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d020      	beq.n	80034aa <process_command+0xbd2>
			UART_TX_FSend("%s", response_buffer);
 8003468:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800346c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003470:	6819      	ldr	r1, [r3, #0]
 8003472:	4815      	ldr	r0, [pc, #84]	@ (80034c8 <process_command+0xbf0>)
 8003474:	f7fd f904 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8003478:	e017      	b.n	80034aa <process_command+0xbd2>
		break;
 800347a:	bf00      	nop
 800347c:	e016      	b.n	80034ac <process_command+0xbd4>
		break;
 800347e:	bf00      	nop
 8003480:	e014      	b.n	80034ac <process_command+0xbd4>
		break;
 8003482:	bf00      	nop
 8003484:	e012      	b.n	80034ac <process_command+0xbd4>
		break;
 8003486:	bf00      	nop
 8003488:	e010      	b.n	80034ac <process_command+0xbd4>
		break;
 800348a:	bf00      	nop
 800348c:	e00e      	b.n	80034ac <process_command+0xbd4>
		break;
 800348e:	bf00      	nop
 8003490:	e00c      	b.n	80034ac <process_command+0xbd4>
		break;
 8003492:	bf00      	nop
 8003494:	e00a      	b.n	80034ac <process_command+0xbd4>
		break;
 8003496:	bf00      	nop
 8003498:	e008      	b.n	80034ac <process_command+0xbd4>
		break;
 800349a:	bf00      	nop
 800349c:	e006      	b.n	80034ac <process_command+0xbd4>
		break;
 800349e:	bf00      	nop
 80034a0:	e004      	b.n	80034ac <process_command+0xbd4>
		break;
 80034a2:	bf00      	nop
 80034a4:	e002      	b.n	80034ac <process_command+0xbd4>
	break;
 80034a6:	bf00      	nop
 80034a8:	e000      	b.n	80034ac <process_command+0xbd4>
		break;
 80034aa:	bf00      	nop
	}
}
 80034ac:	bf00      	nop
 80034ae:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd90      	pop	{r4, r7, pc}
 80034b6:	bf00      	nop
 80034b8:	2000243d 	.word	0x2000243d
 80034bc:	40020800 	.word	0x40020800
 80034c0:	0800aa6c 	.word	0x0800aa6c
 80034c4:	0800aa14 	.word	0x0800aa14
 80034c8:	0800aa68 	.word	0x0800aa68
 80034cc:	0800aa9c 	.word	0x0800aa9c

080034d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034d6:	2300      	movs	r3, #0
 80034d8:	607b      	str	r3, [r7, #4]
 80034da:	4b10      	ldr	r3, [pc, #64]	@ (800351c <HAL_MspInit+0x4c>)
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	4a0f      	ldr	r2, [pc, #60]	@ (800351c <HAL_MspInit+0x4c>)
 80034e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80034e6:	4b0d      	ldr	r3, [pc, #52]	@ (800351c <HAL_MspInit+0x4c>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ee:	607b      	str	r3, [r7, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034f2:	2300      	movs	r3, #0
 80034f4:	603b      	str	r3, [r7, #0]
 80034f6:	4b09      	ldr	r3, [pc, #36]	@ (800351c <HAL_MspInit+0x4c>)
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	4a08      	ldr	r2, [pc, #32]	@ (800351c <HAL_MspInit+0x4c>)
 80034fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003500:	6413      	str	r3, [r2, #64]	@ 0x40
 8003502:	4b06      	ldr	r3, [pc, #24]	@ (800351c <HAL_MspInit+0x4c>)
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800350e:	2007      	movs	r0, #7
 8003510:	f000 fc32 	bl	8003d78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003514:	bf00      	nop
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40023800 	.word	0x40023800

08003520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003524:	bf00      	nop
 8003526:	e7fd      	b.n	8003524 <NMI_Handler+0x4>

08003528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800352c:	bf00      	nop
 800352e:	e7fd      	b.n	800352c <HardFault_Handler+0x4>

08003530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003534:	bf00      	nop
 8003536:	e7fd      	b.n	8003534 <MemManage_Handler+0x4>

08003538 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800353c:	bf00      	nop
 800353e:	e7fd      	b.n	800353c <BusFault_Handler+0x4>

08003540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003544:	bf00      	nop
 8003546:	e7fd      	b.n	8003544 <UsageFault_Handler+0x4>

08003548 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800354c:	bf00      	nop
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003556:	b480      	push	{r7}
 8003558:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800355a:	bf00      	nop
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003568:	bf00      	nop
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003576:	f000 fb0f 	bl	8003b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003584:	4802      	ldr	r0, [pc, #8]	@ (8003590 <DMA1_Stream0_IRQHandler+0x10>)
 8003586:	f000 fdd1 	bl	800412c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20002378 	.word	0x20002378

08003594 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003598:	4802      	ldr	r0, [pc, #8]	@ (80035a4 <DMA1_Stream6_IRQHandler+0x10>)
 800359a:	f000 fdc7 	bl	800412c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	200023d8 	.word	0x200023d8

080035a8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80035ac:	4802      	ldr	r0, [pc, #8]	@ (80035b8 <I2C1_EV_IRQHandler+0x10>)
 80035ae:	f002 f821 	bl	80055f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	20002324 	.word	0x20002324

080035bc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80035c0:	4802      	ldr	r0, [pc, #8]	@ (80035cc <I2C1_ER_IRQHandler+0x10>)
 80035c2:	f002 f988 	bl	80058d6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80035c6:	bf00      	nop
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	20002324 	.word	0x20002324

080035d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035d4:	4802      	ldr	r0, [pc, #8]	@ (80035e0 <USART2_IRQHandler+0x10>)
 80035d6:	f005 fdb7 	bl	8009148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80035da:	bf00      	nop
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	200026c0 	.word	0x200026c0

080035e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035e8:	4802      	ldr	r0, [pc, #8]	@ (80035f4 <TIM3_IRQHandler+0x10>)
 80035ea:	f005 f952 	bl	8008892 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035ee:	bf00      	nop
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20002678 	.word	0x20002678

080035f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003600:	4a14      	ldr	r2, [pc, #80]	@ (8003654 <_sbrk+0x5c>)
 8003602:	4b15      	ldr	r3, [pc, #84]	@ (8003658 <_sbrk+0x60>)
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800360c:	4b13      	ldr	r3, [pc, #76]	@ (800365c <_sbrk+0x64>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d102      	bne.n	800361a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003614:	4b11      	ldr	r3, [pc, #68]	@ (800365c <_sbrk+0x64>)
 8003616:	4a12      	ldr	r2, [pc, #72]	@ (8003660 <_sbrk+0x68>)
 8003618:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800361a:	4b10      	ldr	r3, [pc, #64]	@ (800365c <_sbrk+0x64>)
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4413      	add	r3, r2
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	429a      	cmp	r2, r3
 8003626:	d207      	bcs.n	8003638 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003628:	f006 fd2a 	bl	800a080 <__errno>
 800362c:	4603      	mov	r3, r0
 800362e:	220c      	movs	r2, #12
 8003630:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003636:	e009      	b.n	800364c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003638:	4b08      	ldr	r3, [pc, #32]	@ (800365c <_sbrk+0x64>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800363e:	4b07      	ldr	r3, [pc, #28]	@ (800365c <_sbrk+0x64>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4413      	add	r3, r2
 8003646:	4a05      	ldr	r2, [pc, #20]	@ (800365c <_sbrk+0x64>)
 8003648:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800364a:	68fb      	ldr	r3, [r7, #12]
}
 800364c:	4618      	mov	r0, r3
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	20020000 	.word	0x20020000
 8003658:	00000400 	.word	0x00000400
 800365c:	20002668 	.word	0x20002668
 8003660:	20002858 	.word	0x20002858

08003664 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <SystemInit+0x20>)
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366e:	4a05      	ldr	r2, [pc, #20]	@ (8003684 <SystemInit+0x20>)
 8003670:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003674:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003678:	bf00      	nop
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	e000ed00 	.word	0xe000ed00

08003688 <TCS34725_WriteReg>:

uint8_t dma_buffer[8];

static uint32_t tcs_poweron_tick = 0;

void TCS34725_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af02      	add	r7, sp, #8
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	70fb      	strb	r3, [r7, #3]
 8003694:	4613      	mov	r3, r2
 8003696:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2];
    data[0] = TCS34725_COMMAND_BIT | reg;
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 80036a2:	78bb      	ldrb	r3, [r7, #2]
 80036a4:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, data, 2, 10);
 80036a6:	f107 020c 	add.w	r2, r7, #12
 80036aa:	230a      	movs	r3, #10
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	2302      	movs	r3, #2
 80036b0:	2152      	movs	r1, #82	@ 0x52
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f001 fade 	bl	8004c74 <HAL_I2C_Master_Transmit>
}
 80036b8:	bf00      	nop
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <TCS34725_ReadReg8>:

static uint8_t TCS34725_ReadReg8(I2C_HandleTypeDef *hi2c, uint8_t reg) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 80036cc:	78fb      	ldrb	r3, [r7, #3]
 80036ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 80036da:	f107 020f 	add.w	r2, r7, #15
 80036de:	230a      	movs	r3, #10
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	2301      	movs	r3, #1
 80036e4:	2152      	movs	r1, #82	@ 0x52
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f001 fac4 	bl	8004c74 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, &data, 1, 10);
 80036ec:	f107 020e 	add.w	r2, r7, #14
 80036f0:	230a      	movs	r3, #10
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	2301      	movs	r3, #1
 80036f6:	2152      	movs	r1, #82	@ 0x52
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f001 fbb9 	bl	8004e70 <HAL_I2C_Master_Receive>

    return data;
 80036fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <TCS34725_Init>:


uint8_t TCS34725_Init(I2C_HandleTypeDef *hi2c) {
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
    uint8_t id = TCS34725_ReadReg8(hi2c, TCS34725_ID);
 8003710:	2112      	movs	r1, #18
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff ffd4 	bl	80036c0 <TCS34725_ReadReg8>
 8003718:	4603      	mov	r3, r0
 800371a:	73fb      	strb	r3, [r7, #15]
    if (id != 0x44) {
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	2b44      	cmp	r3, #68	@ 0x44
 8003720:	d001      	beq.n	8003726 <TCS34725_Init+0x1e>
        return 0;
 8003722:	2300      	movs	r3, #0
 8003724:	e025      	b.n	8003772 <TCS34725_Init+0x6a>
    }

    TCS34725_WriteReg(hi2c, TCS34725_ATIME, TIME_TABLE[current_time_index]);
 8003726:	4b15      	ldr	r3, [pc, #84]	@ (800377c <TCS34725_Init+0x74>)
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	461a      	mov	r2, r3
 800372e:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <TCS34725_Init+0x78>)
 8003730:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	461a      	mov	r2, r3
 8003738:	2101      	movs	r1, #1
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7ff ffa4 	bl	8003688 <TCS34725_WriteReg>

    TCS34725_WriteReg(hi2c, TCS34725_CONTROL, GAIN_TABLE[current_gain_index]);
 8003740:	4b10      	ldr	r3, [pc, #64]	@ (8003784 <TCS34725_Init+0x7c>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	461a      	mov	r2, r3
 8003748:	4b0f      	ldr	r3, [pc, #60]	@ (8003788 <TCS34725_Init+0x80>)
 800374a:	5c9b      	ldrb	r3, [r3, r2]
 800374c:	461a      	mov	r2, r3
 800374e:	210f      	movs	r1, #15
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7ff ff99 	bl	8003688 <TCS34725_WriteReg>

    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8003756:	2201      	movs	r2, #1
 8003758:	2100      	movs	r1, #0
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff ff94 	bl	8003688 <TCS34725_WriteReg>

    tcs_poweron_tick = HAL_GetTick();
 8003760:	f000 fa2e 	bl	8003bc0 <HAL_GetTick>
 8003764:	4603      	mov	r3, r0
 8003766:	4a09      	ldr	r2, [pc, #36]	@ (800378c <TCS34725_Init+0x84>)
 8003768:	6013      	str	r3, [r2, #0]
    sensor_state = TCS_STATE_POWERUP_WAIT;
 800376a:	4b09      	ldr	r3, [pc, #36]	@ (8003790 <TCS34725_Init+0x88>)
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]

    return 1;
 8003770:	2301      	movs	r3, #1
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	20000004 	.word	0x20000004
 8003780:	0800aca8 	.word	0x0800aca8
 8003784:	2000243c 	.word	0x2000243c
 8003788:	0800aca4 	.word	0x0800aca4
 800378c:	20002674 	.word	0x20002674
 8003790:	2000000c 	.word	0x2000000c

08003794 <TCS34725_HandleLoop>:
    data->r = (uint16_t)(buffer[3] << 8) | buffer[2];
    data->g = (uint16_t)(buffer[5] << 8) | buffer[4];
    data->b = (uint16_t)(buffer[7] << 8) | buffer[6];
}

void TCS34725_HandleLoop(I2C_HandleTypeDef *hi2c) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
    if (sensor_state == TCS_STATE_POWERUP_WAIT) {
 800379c:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <TCS34725_HandleLoop+0x3c>)
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10f      	bne.n	80037c6 <TCS34725_HandleLoop+0x32>
        if ((HAL_GetTick() - tcs_poweron_tick) >= 3) {
 80037a6:	f000 fa0b 	bl	8003bc0 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	4b09      	ldr	r3, [pc, #36]	@ (80037d4 <TCS34725_HandleLoop+0x40>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d907      	bls.n	80037c6 <TCS34725_HandleLoop+0x32>
            TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 80037b6:	2203      	movs	r2, #3
 80037b8:	2100      	movs	r1, #0
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff ff64 	bl	8003688 <TCS34725_WriteReg>
            sensor_state = TCS_STATE_READY;
 80037c0:	4b03      	ldr	r3, [pc, #12]	@ (80037d0 <TCS34725_HandleLoop+0x3c>)
 80037c2:	2201      	movs	r2, #1
 80037c4:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80037c6:	bf00      	nop
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	2000000c 	.word	0x2000000c
 80037d4:	20002674 	.word	0x20002674

080037d8 <TCS34725_Start_DMA_Read>:

void TCS34725_Start_DMA_Read(I2C_HandleTypeDef *hi2c) {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af02      	add	r7, sp, #8
 80037de:	6078      	str	r0, [r7, #4]
    if (sensor_state != TCS_STATE_READY) {
 80037e0:	4b13      	ldr	r3, [pc, #76]	@ (8003830 <TCS34725_Start_DMA_Read+0x58>)
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d11d      	bne.n	8003826 <TCS34725_Start_DMA_Read+0x4e>
        return;
    }

    if (sensor_state == TCS_STATE_READY) {
 80037ea:	4b11      	ldr	r3, [pc, #68]	@ (8003830 <TCS34725_Start_DMA_Read+0x58>)
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d119      	bne.n	8003828 <TCS34725_Start_DMA_Read+0x50>
        sensor_state = TCS_STATE_BUSY;
 80037f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003830 <TCS34725_Start_DMA_Read+0x58>)
 80037f6:	2202      	movs	r2, #2
 80037f8:	701a      	strb	r2, [r3, #0]

        uint8_t reg_addr = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 80037fa:	23b4      	movs	r3, #180	@ 0xb4
 80037fc:	73fb      	strb	r3, [r7, #15]
        HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(hi2c,
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	b29a      	uxth	r2, r3
 8003802:	2308      	movs	r3, #8
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	4b0b      	ldr	r3, [pc, #44]	@ (8003834 <TCS34725_Start_DMA_Read+0x5c>)
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2301      	movs	r3, #1
 800380c:	2152      	movs	r1, #82	@ 0x52
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f001 fd60 	bl	80052d4 <HAL_I2C_Mem_Read_DMA>
 8003814:	4603      	mov	r3, r0
 8003816:	73bb      	strb	r3, [r7, #14]
                                                       TCS34725_ADDRESS,
                                                       reg_addr,
                                                       I2C_MEMADD_SIZE_8BIT,
                                                       dma_buffer,
                                                       8);
        if (status != HAL_OK) {
 8003818:	7bbb      	ldrb	r3, [r7, #14]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d004      	beq.n	8003828 <TCS34725_Start_DMA_Read+0x50>
            sensor_state = TCS_STATE_READY;
 800381e:	4b04      	ldr	r3, [pc, #16]	@ (8003830 <TCS34725_Start_DMA_Read+0x58>)
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]
 8003824:	e000      	b.n	8003828 <TCS34725_Start_DMA_Read+0x50>
        return;
 8003826:	bf00      	nop
        }
    }
    
}
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	2000000c 	.word	0x2000000c
 8003834:	2000266c 	.word	0x2000266c

08003838 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == hi2c1.Instance) {
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	4b1b      	ldr	r3, [pc, #108]	@ (80038b4 <HAL_I2C_MemRxCpltCallback+0x7c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	429a      	cmp	r2, r3
 800384a:	d12f      	bne.n	80038ac <HAL_I2C_MemRxCpltCallback+0x74>
        TCS34725_Data_t sensor_data;

        sensor_data.c = (uint16_t)(dma_buffer[1] << 8) | dma_buffer[0];
 800384c:	4b1a      	ldr	r3, [pc, #104]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 800384e:	785b      	ldrb	r3, [r3, #1]
 8003850:	021b      	lsls	r3, r3, #8
 8003852:	b29b      	uxth	r3, r3
 8003854:	4a18      	ldr	r2, [pc, #96]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003856:	7812      	ldrb	r2, [r2, #0]
 8003858:	4313      	orrs	r3, r2
 800385a:	b29b      	uxth	r3, r3
 800385c:	813b      	strh	r3, [r7, #8]
        sensor_data.r = (uint16_t)(dma_buffer[3] << 8) | dma_buffer[2];
 800385e:	4b16      	ldr	r3, [pc, #88]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003860:	78db      	ldrb	r3, [r3, #3]
 8003862:	021b      	lsls	r3, r3, #8
 8003864:	b29b      	uxth	r3, r3
 8003866:	4a14      	ldr	r2, [pc, #80]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003868:	7892      	ldrb	r2, [r2, #2]
 800386a:	4313      	orrs	r3, r2
 800386c:	b29b      	uxth	r3, r3
 800386e:	817b      	strh	r3, [r7, #10]
        sensor_data.g = (uint16_t)(dma_buffer[5] << 8) | dma_buffer[4];
 8003870:	4b11      	ldr	r3, [pc, #68]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003872:	795b      	ldrb	r3, [r3, #5]
 8003874:	021b      	lsls	r3, r3, #8
 8003876:	b29b      	uxth	r3, r3
 8003878:	4a0f      	ldr	r2, [pc, #60]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 800387a:	7912      	ldrb	r2, [r2, #4]
 800387c:	4313      	orrs	r3, r2
 800387e:	b29b      	uxth	r3, r3
 8003880:	81bb      	strh	r3, [r7, #12]
        sensor_data.b = (uint16_t)(dma_buffer[7] << 8) | dma_buffer[6];
 8003882:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003884:	79db      	ldrb	r3, [r3, #7]
 8003886:	021b      	lsls	r3, r3, #8
 8003888:	b29b      	uxth	r3, r3
 800388a:	4a0b      	ldr	r2, [pc, #44]	@ (80038b8 <HAL_I2C_MemRxCpltCallback+0x80>)
 800388c:	7992      	ldrb	r2, [r2, #6]
 800388e:	4313      	orrs	r3, r2
 8003890:	b29b      	uxth	r3, r3
 8003892:	81fb      	strh	r3, [r7, #14]

        ColorBuffer_Put(&sensor_data, HAL_GetTick());
 8003894:	f000 f994 	bl	8003bc0 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	f107 0308 	add.w	r3, r7, #8
 800389e:	4611      	mov	r1, r2
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fc ff63 	bl	800076c <ColorBuffer_Put>
        sensor_state = TCS_STATE_READY;
 80038a6:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <HAL_I2C_MemRxCpltCallback+0x84>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	701a      	strb	r2, [r3, #0]
    }
}
 80038ac:	bf00      	nop
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20002324 	.word	0x20002324
 80038b8:	2000266c 	.word	0x2000266c
 80038bc:	2000000c 	.word	0x2000000c

080038c0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038c6:	f107 0308 	add.w	r3, r7, #8
 80038ca:	2200      	movs	r2, #0
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	605a      	str	r2, [r3, #4]
 80038d0:	609a      	str	r2, [r3, #8]
 80038d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038d4:	463b      	mov	r3, r7
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <MX_TIM3_Init+0x94>)
 80038de:	4a1e      	ldr	r2, [pc, #120]	@ (8003958 <MX_TIM3_Init+0x98>)
 80038e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 80038e2:	4b1c      	ldr	r3, [pc, #112]	@ (8003954 <MX_TIM3_Init+0x94>)
 80038e4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80038e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003954 <MX_TIM3_Init+0x94>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80038f0:	4b18      	ldr	r3, [pc, #96]	@ (8003954 <MX_TIM3_Init+0x94>)
 80038f2:	2209      	movs	r2, #9
 80038f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f6:	4b17      	ldr	r3, [pc, #92]	@ (8003954 <MX_TIM3_Init+0x94>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038fc:	4b15      	ldr	r3, [pc, #84]	@ (8003954 <MX_TIM3_Init+0x94>)
 80038fe:	2200      	movs	r2, #0
 8003900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003902:	4814      	ldr	r0, [pc, #80]	@ (8003954 <MX_TIM3_Init+0x94>)
 8003904:	f004 fed6 	bl	80086b4 <HAL_TIM_Base_Init>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800390e:	f7fd fad9 	bl	8000ec4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003912:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003916:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003918:	f107 0308 	add.w	r3, r7, #8
 800391c:	4619      	mov	r1, r3
 800391e:	480d      	ldr	r0, [pc, #52]	@ (8003954 <MX_TIM3_Init+0x94>)
 8003920:	f005 f8a7 	bl	8008a72 <HAL_TIM_ConfigClockSource>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800392a:	f7fd facb 	bl	8000ec4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800392e:	2300      	movs	r3, #0
 8003930:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003932:	2300      	movs	r3, #0
 8003934:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003936:	463b      	mov	r3, r7
 8003938:	4619      	mov	r1, r3
 800393a:	4806      	ldr	r0, [pc, #24]	@ (8003954 <MX_TIM3_Init+0x94>)
 800393c:	f005 fac8 	bl	8008ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003946:	f7fd fabd 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800394a:	bf00      	nop
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20002678 	.word	0x20002678
 8003958:	40000400 	.word	0x40000400

0800395c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a0e      	ldr	r2, [pc, #56]	@ (80039a4 <HAL_TIM_Base_MspInit+0x48>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d115      	bne.n	800399a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800396e:	2300      	movs	r3, #0
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	4b0d      	ldr	r3, [pc, #52]	@ (80039a8 <HAL_TIM_Base_MspInit+0x4c>)
 8003974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003976:	4a0c      	ldr	r2, [pc, #48]	@ (80039a8 <HAL_TIM_Base_MspInit+0x4c>)
 8003978:	f043 0302 	orr.w	r3, r3, #2
 800397c:	6413      	str	r3, [r2, #64]	@ 0x40
 800397e:	4b0a      	ldr	r3, [pc, #40]	@ (80039a8 <HAL_TIM_Base_MspInit+0x4c>)
 8003980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	2100      	movs	r1, #0
 800398e:	201d      	movs	r0, #29
 8003990:	f000 f9fd 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003994:	201d      	movs	r0, #29
 8003996:	f000 fa16 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40000400 	.word	0x40000400
 80039a8:	40023800 	.word	0x40023800

080039ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039b0:	4b11      	ldr	r3, [pc, #68]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039b2:	4a12      	ldr	r2, [pc, #72]	@ (80039fc <MX_USART2_UART_Init+0x50>)
 80039b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80039b6:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80039bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039be:	4b0e      	ldr	r3, [pc, #56]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039c4:	4b0c      	ldr	r3, [pc, #48]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039ca:	4b0b      	ldr	r3, [pc, #44]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039d0:	4b09      	ldr	r3, [pc, #36]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039d2:	220c      	movs	r2, #12
 80039d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039d8:	2200      	movs	r2, #0
 80039da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039dc:	4b06      	ldr	r3, [pc, #24]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039de:	2200      	movs	r2, #0
 80039e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039e2:	4805      	ldr	r0, [pc, #20]	@ (80039f8 <MX_USART2_UART_Init+0x4c>)
 80039e4:	f005 fb04 	bl	8008ff0 <HAL_UART_Init>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80039ee:	f7fd fa69 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80039f2:	bf00      	nop
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	200026c0 	.word	0x200026c0
 80039fc:	40004400 	.word	0x40004400

08003a00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	@ 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a08:	f107 0314 	add.w	r3, r7, #20
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	609a      	str	r2, [r3, #8]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8003a94 <HAL_UART_MspInit+0x94>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d133      	bne.n	8003a8a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	4b1c      	ldr	r3, [pc, #112]	@ (8003a98 <HAL_UART_MspInit+0x98>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8003a98 <HAL_UART_MspInit+0x98>)
 8003a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a30:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a32:	4b19      	ldr	r3, [pc, #100]	@ (8003a98 <HAL_UART_MspInit+0x98>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	4b15      	ldr	r3, [pc, #84]	@ (8003a98 <HAL_UART_MspInit+0x98>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a46:	4a14      	ldr	r2, [pc, #80]	@ (8003a98 <HAL_UART_MspInit+0x98>)
 8003a48:	f043 0301 	orr.w	r3, r3, #1
 8003a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a4e:	4b12      	ldr	r3, [pc, #72]	@ (8003a98 <HAL_UART_MspInit+0x98>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003a5a:	230c      	movs	r3, #12
 8003a5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a5e:	2302      	movs	r3, #2
 8003a60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a66:	2303      	movs	r3, #3
 8003a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a6a:	2307      	movs	r3, #7
 8003a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a6e:	f107 0314 	add.w	r3, r7, #20
 8003a72:	4619      	mov	r1, r3
 8003a74:	4809      	ldr	r0, [pc, #36]	@ (8003a9c <HAL_UART_MspInit+0x9c>)
 8003a76:	f000 fddd 	bl	8004634 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	2026      	movs	r0, #38	@ 0x26
 8003a80:	f000 f985 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a84:	2026      	movs	r0, #38	@ 0x26
 8003a86:	f000 f99e 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003a8a:	bf00      	nop
 8003a8c:	3728      	adds	r7, #40	@ 0x28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	40004400 	.word	0x40004400
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40020000 	.word	0x40020000

08003aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003aa0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ad8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003aa4:	f7ff fdde 	bl	8003664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003aa8:	480c      	ldr	r0, [pc, #48]	@ (8003adc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003aaa:	490d      	ldr	r1, [pc, #52]	@ (8003ae0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003aac:	4a0d      	ldr	r2, [pc, #52]	@ (8003ae4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ab0:	e002      	b.n	8003ab8 <LoopCopyDataInit>

08003ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ab6:	3304      	adds	r3, #4

08003ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003abc:	d3f9      	bcc.n	8003ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003abe:	4a0a      	ldr	r2, [pc, #40]	@ (8003ae8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8003aec <LoopFillZerobss+0x22>)
  movs r3, #0
 8003ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ac4:	e001      	b.n	8003aca <LoopFillZerobss>

08003ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ac8:	3204      	adds	r2, #4

08003aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003acc:	d3fb      	bcc.n	8003ac6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003ace:	f006 fadd 	bl	800a08c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ad2:	f7fd f939 	bl	8000d48 <main>
  bx  lr    
 8003ad6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ae0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003ae4:	0800ad18 	.word	0x0800ad18
  ldr r2, =_sbss
 8003ae8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003aec:	20002854 	.word	0x20002854

08003af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003af0:	e7fe      	b.n	8003af0 <ADC_IRQHandler>
	...

08003af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003af8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b34 <HAL_Init+0x40>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a0d      	ldr	r2, [pc, #52]	@ (8003b34 <HAL_Init+0x40>)
 8003afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b04:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <HAL_Init+0x40>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a0a      	ldr	r2, [pc, #40]	@ (8003b34 <HAL_Init+0x40>)
 8003b0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b10:	4b08      	ldr	r3, [pc, #32]	@ (8003b34 <HAL_Init+0x40>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a07      	ldr	r2, [pc, #28]	@ (8003b34 <HAL_Init+0x40>)
 8003b16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b1c:	2003      	movs	r0, #3
 8003b1e:	f000 f92b 	bl	8003d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b22:	2000      	movs	r0, #0
 8003b24:	f000 f808 	bl	8003b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b28:	f7ff fcd2 	bl	80034d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40023c00 	.word	0x40023c00

08003b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b40:	4b12      	ldr	r3, [pc, #72]	@ (8003b8c <HAL_InitTick+0x54>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4b12      	ldr	r3, [pc, #72]	@ (8003b90 <HAL_InitTick+0x58>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 f943 	bl	8003de2 <HAL_SYSTICK_Config>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e00e      	b.n	8003b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b0f      	cmp	r3, #15
 8003b6a:	d80a      	bhi.n	8003b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b74:	f000 f90b 	bl	8003d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b78:	4a06      	ldr	r2, [pc, #24]	@ (8003b94 <HAL_InitTick+0x5c>)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	e000      	b.n	8003b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	20000008 	.word	0x20000008
 8003b90:	20000014 	.word	0x20000014
 8003b94:	20000010 	.word	0x20000010

08003b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b9c:	4b06      	ldr	r3, [pc, #24]	@ (8003bb8 <HAL_IncTick+0x20>)
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	4b06      	ldr	r3, [pc, #24]	@ (8003bbc <HAL_IncTick+0x24>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	4a04      	ldr	r2, [pc, #16]	@ (8003bbc <HAL_IncTick+0x24>)
 8003baa:	6013      	str	r3, [r2, #0]
}
 8003bac:	bf00      	nop
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	20000014 	.word	0x20000014
 8003bbc:	20002708 	.word	0x20002708

08003bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bc4:	4b03      	ldr	r3, [pc, #12]	@ (8003bd4 <HAL_GetTick+0x14>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20002708 	.word	0x20002708

08003bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003be8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c1c <__NVIC_SetPriorityGrouping+0x44>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c0a:	4a04      	ldr	r2, [pc, #16]	@ (8003c1c <__NVIC_SetPriorityGrouping+0x44>)
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	60d3      	str	r3, [r2, #12]
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c24:	4b04      	ldr	r3, [pc, #16]	@ (8003c38 <__NVIC_GetPriorityGrouping+0x18>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	0a1b      	lsrs	r3, r3, #8
 8003c2a:	f003 0307 	and.w	r3, r3, #7
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	4603      	mov	r3, r0
 8003c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	db0b      	blt.n	8003c66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	f003 021f 	and.w	r2, r3, #31
 8003c54:	4907      	ldr	r1, [pc, #28]	@ (8003c74 <__NVIC_EnableIRQ+0x38>)
 8003c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	e000e100 	.word	0xe000e100

08003c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	6039      	str	r1, [r7, #0]
 8003c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	db0a      	blt.n	8003ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	490c      	ldr	r1, [pc, #48]	@ (8003cc4 <__NVIC_SetPriority+0x4c>)
 8003c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c96:	0112      	lsls	r2, r2, #4
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ca0:	e00a      	b.n	8003cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4908      	ldr	r1, [pc, #32]	@ (8003cc8 <__NVIC_SetPriority+0x50>)
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	3b04      	subs	r3, #4
 8003cb0:	0112      	lsls	r2, r2, #4
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	761a      	strb	r2, [r3, #24]
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000e100 	.word	0xe000e100
 8003cc8:	e000ed00 	.word	0xe000ed00

08003ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b089      	sub	sp, #36	@ 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	f1c3 0307 	rsb	r3, r3, #7
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	bf28      	it	cs
 8003cea:	2304      	movcs	r3, #4
 8003cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	2b06      	cmp	r3, #6
 8003cf4:	d902      	bls.n	8003cfc <NVIC_EncodePriority+0x30>
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	3b03      	subs	r3, #3
 8003cfa:	e000      	b.n	8003cfe <NVIC_EncodePriority+0x32>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	401a      	ands	r2, r3
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1e:	43d9      	mvns	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d24:	4313      	orrs	r3, r2
         );
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	@ 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
	...

08003d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d44:	d301      	bcc.n	8003d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d46:	2301      	movs	r3, #1
 8003d48:	e00f      	b.n	8003d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <SysTick_Config+0x40>)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d52:	210f      	movs	r1, #15
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d58:	f7ff ff8e 	bl	8003c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d5c:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <SysTick_Config+0x40>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d62:	4b04      	ldr	r3, [pc, #16]	@ (8003d74 <SysTick_Config+0x40>)
 8003d64:	2207      	movs	r2, #7
 8003d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	e000e010 	.word	0xe000e010

08003d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7ff ff29 	bl	8003bd8 <__NVIC_SetPriorityGrouping>
}
 8003d86:	bf00      	nop
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b086      	sub	sp, #24
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	60b9      	str	r1, [r7, #8]
 8003d98:	607a      	str	r2, [r7, #4]
 8003d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003da0:	f7ff ff3e 	bl	8003c20 <__NVIC_GetPriorityGrouping>
 8003da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	6978      	ldr	r0, [r7, #20]
 8003dac:	f7ff ff8e 	bl	8003ccc <NVIC_EncodePriority>
 8003db0:	4602      	mov	r2, r0
 8003db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db6:	4611      	mov	r1, r2
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff5d 	bl	8003c78 <__NVIC_SetPriority>
}
 8003dbe:	bf00      	nop
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	4603      	mov	r3, r0
 8003dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff ff31 	bl	8003c3c <__NVIC_EnableIRQ>
}
 8003dda:	bf00      	nop
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b082      	sub	sp, #8
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f7ff ffa2 	bl	8003d34 <SysTick_Config>
 8003df0:	4603      	mov	r3, r0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
	...

08003dfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e08:	f7ff feda 	bl	8003bc0 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e099      	b.n	8003f4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0201 	bic.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e38:	e00f      	b.n	8003e5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e3a:	f7ff fec1 	bl	8003bc0 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b05      	cmp	r3, #5
 8003e46:	d908      	bls.n	8003e5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2203      	movs	r2, #3
 8003e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e078      	b.n	8003f4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1e8      	bne.n	8003e3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	4b38      	ldr	r3, [pc, #224]	@ (8003f54 <HAL_DMA_Init+0x158>)
 8003e74:	4013      	ands	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d107      	bne.n	8003ec4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f023 0307 	bic.w	r3, r3, #7
 8003eda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d117      	bne.n	8003f1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00e      	beq.n	8003f1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 fb1b 	bl	800453c <DMA_CheckFifoParam>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d008      	beq.n	8003f1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2240      	movs	r2, #64	@ 0x40
 8003f10:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e016      	b.n	8003f4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 fad2 	bl	80044d0 <DMA_CalcBaseAndBitshift>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f34:	223f      	movs	r2, #63	@ 0x3f
 8003f36:	409a      	lsls	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	f010803f 	.word	0xf010803f

08003f58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
 8003f64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f66:	2300      	movs	r3, #0
 8003f68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_DMA_Start_IT+0x26>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e040      	b.n	8004000 <HAL_DMA_Start_IT+0xa8>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d12f      	bne.n	8003ff2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2202      	movs	r2, #2
 8003f96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	68b9      	ldr	r1, [r7, #8]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 fa64 	bl	8004474 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb0:	223f      	movs	r2, #63	@ 0x3f
 8003fb2:	409a      	lsls	r2, r3
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f042 0216 	orr.w	r2, r2, #22
 8003fc6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f042 0208 	orr.w	r2, r2, #8
 8003fde:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f042 0201 	orr.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	e005      	b.n	8003ffe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ffe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004014:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004016:	f7ff fdd3 	bl	8003bc0 <HAL_GetTick>
 800401a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004022:	b2db      	uxtb	r3, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d008      	beq.n	800403a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2280      	movs	r2, #128	@ 0x80
 800402c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e052      	b.n	80040e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0216 	bic.w	r2, r2, #22
 8004048:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	695a      	ldr	r2, [r3, #20]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004058:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	2b00      	cmp	r3, #0
 8004060:	d103      	bne.n	800406a <HAL_DMA_Abort+0x62>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004066:	2b00      	cmp	r3, #0
 8004068:	d007      	beq.n	800407a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0208 	bic.w	r2, r2, #8
 8004078:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0201 	bic.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800408a:	e013      	b.n	80040b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800408c:	f7ff fd98 	bl	8003bc0 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b05      	cmp	r3, #5
 8004098:	d90c      	bls.n	80040b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2220      	movs	r2, #32
 800409e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2203      	movs	r2, #3
 80040a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e015      	b.n	80040e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1e4      	bne.n	800408c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c6:	223f      	movs	r2, #63	@ 0x3f
 80040c8:	409a      	lsls	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d004      	beq.n	8004106 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2280      	movs	r2, #128	@ 0x80
 8004100:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e00c      	b.n	8004120 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2205      	movs	r2, #5
 800410a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0201 	bic.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004138:	4b8e      	ldr	r3, [pc, #568]	@ (8004374 <HAL_DMA_IRQHandler+0x248>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a8e      	ldr	r2, [pc, #568]	@ (8004378 <HAL_DMA_IRQHandler+0x24c>)
 800413e:	fba2 2303 	umull	r2, r3, r2, r3
 8004142:	0a9b      	lsrs	r3, r3, #10
 8004144:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004156:	2208      	movs	r2, #8
 8004158:	409a      	lsls	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	4013      	ands	r3, r2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d01a      	beq.n	8004198 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d013      	beq.n	8004198 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0204 	bic.w	r2, r2, #4
 800417e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004184:	2208      	movs	r2, #8
 8004186:	409a      	lsls	r2, r3
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004190:	f043 0201 	orr.w	r2, r3, #1
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800419c:	2201      	movs	r2, #1
 800419e:	409a      	lsls	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4013      	ands	r3, r2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d012      	beq.n	80041ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00b      	beq.n	80041ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ba:	2201      	movs	r2, #1
 80041bc:	409a      	lsls	r2, r3
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	f043 0202 	orr.w	r2, r3, #2
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d2:	2204      	movs	r2, #4
 80041d4:	409a      	lsls	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	4013      	ands	r3, r2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d012      	beq.n	8004204 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00b      	beq.n	8004204 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f0:	2204      	movs	r2, #4
 80041f2:	409a      	lsls	r2, r3
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fc:	f043 0204 	orr.w	r2, r3, #4
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004208:	2210      	movs	r2, #16
 800420a:	409a      	lsls	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d043      	beq.n	800429c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0308 	and.w	r3, r3, #8
 800421e:	2b00      	cmp	r3, #0
 8004220:	d03c      	beq.n	800429c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004226:	2210      	movs	r2, #16
 8004228:	409a      	lsls	r2, r3
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d018      	beq.n	800426e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d108      	bne.n	800425c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424e:	2b00      	cmp	r3, #0
 8004250:	d024      	beq.n	800429c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	4798      	blx	r3
 800425a:	e01f      	b.n	800429c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004260:	2b00      	cmp	r3, #0
 8004262:	d01b      	beq.n	800429c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	4798      	blx	r3
 800426c:	e016      	b.n	800429c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004278:	2b00      	cmp	r3, #0
 800427a:	d107      	bne.n	800428c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0208 	bic.w	r2, r2, #8
 800428a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a0:	2220      	movs	r2, #32
 80042a2:	409a      	lsls	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	4013      	ands	r3, r2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 808f 	beq.w	80043cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0310 	and.w	r3, r3, #16
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 8087 	beq.w	80043cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c2:	2220      	movs	r2, #32
 80042c4:	409a      	lsls	r2, r3
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b05      	cmp	r3, #5
 80042d4:	d136      	bne.n	8004344 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0216 	bic.w	r2, r2, #22
 80042e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	695a      	ldr	r2, [r3, #20]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d103      	bne.n	8004306 <HAL_DMA_IRQHandler+0x1da>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004302:	2b00      	cmp	r3, #0
 8004304:	d007      	beq.n	8004316 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0208 	bic.w	r2, r2, #8
 8004314:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431a:	223f      	movs	r2, #63	@ 0x3f
 800431c:	409a      	lsls	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004336:	2b00      	cmp	r3, #0
 8004338:	d07e      	beq.n	8004438 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	4798      	blx	r3
        }
        return;
 8004342:	e079      	b.n	8004438 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d01d      	beq.n	800438e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10d      	bne.n	800437c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004364:	2b00      	cmp	r3, #0
 8004366:	d031      	beq.n	80043cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	4798      	blx	r3
 8004370:	e02c      	b.n	80043cc <HAL_DMA_IRQHandler+0x2a0>
 8004372:	bf00      	nop
 8004374:	20000008 	.word	0x20000008
 8004378:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004380:	2b00      	cmp	r3, #0
 8004382:	d023      	beq.n	80043cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	4798      	blx	r3
 800438c:	e01e      	b.n	80043cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10f      	bne.n	80043bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0210 	bic.w	r2, r2, #16
 80043aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d032      	beq.n	800443a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d022      	beq.n	8004426 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2205      	movs	r2, #5
 80043e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0201 	bic.w	r2, r2, #1
 80043f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	3301      	adds	r3, #1
 80043fc:	60bb      	str	r3, [r7, #8]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	429a      	cmp	r2, r3
 8004402:	d307      	bcc.n	8004414 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f2      	bne.n	80043f8 <HAL_DMA_IRQHandler+0x2cc>
 8004412:	e000      	b.n	8004416 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004414:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	4798      	blx	r3
 8004436:	e000      	b.n	800443a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004438:	bf00      	nop
    }
  }
}
 800443a:	3718      	adds	r7, #24
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800444e:	b2db      	uxtb	r3, r3
}
 8004450:	4618      	mov	r0, r3
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004468:	4618      	mov	r0, r3
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
 8004480:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004490:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	2b40      	cmp	r3, #64	@ 0x40
 80044a0:	d108      	bne.n	80044b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044b2:	e007      	b.n	80044c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	60da      	str	r2, [r3, #12]
}
 80044c4:	bf00      	nop
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	3b10      	subs	r3, #16
 80044e0:	4a14      	ldr	r2, [pc, #80]	@ (8004534 <DMA_CalcBaseAndBitshift+0x64>)
 80044e2:	fba2 2303 	umull	r2, r3, r2, r3
 80044e6:	091b      	lsrs	r3, r3, #4
 80044e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044ea:	4a13      	ldr	r2, [pc, #76]	@ (8004538 <DMA_CalcBaseAndBitshift+0x68>)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4413      	add	r3, r2
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d909      	bls.n	8004512 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004506:	f023 0303 	bic.w	r3, r3, #3
 800450a:	1d1a      	adds	r2, r3, #4
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004510:	e007      	b.n	8004522 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800451a:	f023 0303 	bic.w	r3, r3, #3
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004526:	4618      	mov	r0, r3
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	aaaaaaab 	.word	0xaaaaaaab
 8004538:	0800accc 	.word	0x0800accc

0800453c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004544:	2300      	movs	r3, #0
 8004546:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d11f      	bne.n	8004596 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d856      	bhi.n	800460a <DMA_CheckFifoParam+0xce>
 800455c:	a201      	add	r2, pc, #4	@ (adr r2, 8004564 <DMA_CheckFifoParam+0x28>)
 800455e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004562:	bf00      	nop
 8004564:	08004575 	.word	0x08004575
 8004568:	08004587 	.word	0x08004587
 800456c:	08004575 	.word	0x08004575
 8004570:	0800460b 	.word	0x0800460b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004578:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d046      	beq.n	800460e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004584:	e043      	b.n	800460e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800458e:	d140      	bne.n	8004612 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004594:	e03d      	b.n	8004612 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800459e:	d121      	bne.n	80045e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d837      	bhi.n	8004616 <DMA_CheckFifoParam+0xda>
 80045a6:	a201      	add	r2, pc, #4	@ (adr r2, 80045ac <DMA_CheckFifoParam+0x70>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	080045bd 	.word	0x080045bd
 80045b0:	080045c3 	.word	0x080045c3
 80045b4:	080045bd 	.word	0x080045bd
 80045b8:	080045d5 	.word	0x080045d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
      break;
 80045c0:	e030      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d025      	beq.n	800461a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045d2:	e022      	b.n	800461a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045dc:	d11f      	bne.n	800461e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045e2:	e01c      	b.n	800461e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d903      	bls.n	80045f2 <DMA_CheckFifoParam+0xb6>
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d003      	beq.n	80045f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045f0:	e018      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
      break;
 80045f6:	e015      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00e      	beq.n	8004622 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	73fb      	strb	r3, [r7, #15]
      break;
 8004608:	e00b      	b.n	8004622 <DMA_CheckFifoParam+0xe6>
      break;
 800460a:	bf00      	nop
 800460c:	e00a      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 800460e:	bf00      	nop
 8004610:	e008      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 8004612:	bf00      	nop
 8004614:	e006      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 8004616:	bf00      	nop
 8004618:	e004      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 800461a:	bf00      	nop
 800461c:	e002      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;   
 800461e:	bf00      	nop
 8004620:	e000      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 8004622:	bf00      	nop
    }
  } 
  
  return status; 
 8004624:	7bfb      	ldrb	r3, [r7, #15]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop

08004634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004634:	b480      	push	{r7}
 8004636:	b089      	sub	sp, #36	@ 0x24
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004642:	2300      	movs	r3, #0
 8004644:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004646:	2300      	movs	r3, #0
 8004648:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800464a:	2300      	movs	r3, #0
 800464c:	61fb      	str	r3, [r7, #28]
 800464e:	e165      	b.n	800491c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004650:	2201      	movs	r2, #1
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	4013      	ands	r3, r2
 8004662:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	429a      	cmp	r2, r3
 800466a:	f040 8154 	bne.w	8004916 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	2b01      	cmp	r3, #1
 8004678:	d005      	beq.n	8004686 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004682:	2b02      	cmp	r3, #2
 8004684:	d130      	bne.n	80046e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	2203      	movs	r2, #3
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046bc:	2201      	movs	r2, #1
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	43db      	mvns	r3, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4013      	ands	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	091b      	lsrs	r3, r3, #4
 80046d2:	f003 0201 	and.w	r2, r3, #1
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	fa02 f303 	lsl.w	r3, r2, r3
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	4313      	orrs	r3, r2
 80046e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f003 0303 	and.w	r3, r3, #3
 80046f0:	2b03      	cmp	r3, #3
 80046f2:	d017      	beq.n	8004724 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	2203      	movs	r2, #3
 8004700:	fa02 f303 	lsl.w	r3, r2, r3
 8004704:	43db      	mvns	r3, r3
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	4013      	ands	r3, r2
 800470a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	689a      	ldr	r2, [r3, #8]
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	fa02 f303 	lsl.w	r3, r2, r3
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	4313      	orrs	r3, r2
 800471c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f003 0303 	and.w	r3, r3, #3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d123      	bne.n	8004778 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	08da      	lsrs	r2, r3, #3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	3208      	adds	r2, #8
 8004738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800473c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f003 0307 	and.w	r3, r3, #7
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	220f      	movs	r2, #15
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	43db      	mvns	r3, r3
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	4013      	ands	r3, r2
 8004752:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f003 0307 	and.w	r3, r3, #7
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4313      	orrs	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	08da      	lsrs	r2, r3, #3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3208      	adds	r2, #8
 8004772:	69b9      	ldr	r1, [r7, #24]
 8004774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	2203      	movs	r2, #3
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	43db      	mvns	r3, r3
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4013      	ands	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 0203 	and.w	r2, r3, #3
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	005b      	lsls	r3, r3, #1
 800479c:	fa02 f303 	lsl.w	r3, r2, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 80ae 	beq.w	8004916 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047ba:	2300      	movs	r3, #0
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	4b5d      	ldr	r3, [pc, #372]	@ (8004934 <HAL_GPIO_Init+0x300>)
 80047c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c2:	4a5c      	ldr	r2, [pc, #368]	@ (8004934 <HAL_GPIO_Init+0x300>)
 80047c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80047ca:	4b5a      	ldr	r3, [pc, #360]	@ (8004934 <HAL_GPIO_Init+0x300>)
 80047cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047d2:	60fb      	str	r3, [r7, #12]
 80047d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047d6:	4a58      	ldr	r2, [pc, #352]	@ (8004938 <HAL_GPIO_Init+0x304>)
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	089b      	lsrs	r3, r3, #2
 80047dc:	3302      	adds	r3, #2
 80047de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	220f      	movs	r2, #15
 80047ee:	fa02 f303 	lsl.w	r3, r2, r3
 80047f2:	43db      	mvns	r3, r3
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	4013      	ands	r3, r2
 80047f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a4f      	ldr	r2, [pc, #316]	@ (800493c <HAL_GPIO_Init+0x308>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d025      	beq.n	800484e <HAL_GPIO_Init+0x21a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a4e      	ldr	r2, [pc, #312]	@ (8004940 <HAL_GPIO_Init+0x30c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d01f      	beq.n	800484a <HAL_GPIO_Init+0x216>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a4d      	ldr	r2, [pc, #308]	@ (8004944 <HAL_GPIO_Init+0x310>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d019      	beq.n	8004846 <HAL_GPIO_Init+0x212>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a4c      	ldr	r2, [pc, #304]	@ (8004948 <HAL_GPIO_Init+0x314>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d013      	beq.n	8004842 <HAL_GPIO_Init+0x20e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a4b      	ldr	r2, [pc, #300]	@ (800494c <HAL_GPIO_Init+0x318>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d00d      	beq.n	800483e <HAL_GPIO_Init+0x20a>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a4a      	ldr	r2, [pc, #296]	@ (8004950 <HAL_GPIO_Init+0x31c>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d007      	beq.n	800483a <HAL_GPIO_Init+0x206>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a49      	ldr	r2, [pc, #292]	@ (8004954 <HAL_GPIO_Init+0x320>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d101      	bne.n	8004836 <HAL_GPIO_Init+0x202>
 8004832:	2306      	movs	r3, #6
 8004834:	e00c      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 8004836:	2307      	movs	r3, #7
 8004838:	e00a      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 800483a:	2305      	movs	r3, #5
 800483c:	e008      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 800483e:	2304      	movs	r3, #4
 8004840:	e006      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 8004842:	2303      	movs	r3, #3
 8004844:	e004      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 8004846:	2302      	movs	r3, #2
 8004848:	e002      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <HAL_GPIO_Init+0x21c>
 800484e:	2300      	movs	r3, #0
 8004850:	69fa      	ldr	r2, [r7, #28]
 8004852:	f002 0203 	and.w	r2, r2, #3
 8004856:	0092      	lsls	r2, r2, #2
 8004858:	4093      	lsls	r3, r2
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	4313      	orrs	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004860:	4935      	ldr	r1, [pc, #212]	@ (8004938 <HAL_GPIO_Init+0x304>)
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	089b      	lsrs	r3, r3, #2
 8004866:	3302      	adds	r3, #2
 8004868:	69ba      	ldr	r2, [r7, #24]
 800486a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800486e:	4b3a      	ldr	r3, [pc, #232]	@ (8004958 <HAL_GPIO_Init+0x324>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	43db      	mvns	r3, r3
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	4013      	ands	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	4313      	orrs	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004892:	4a31      	ldr	r2, [pc, #196]	@ (8004958 <HAL_GPIO_Init+0x324>)
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004898:	4b2f      	ldr	r3, [pc, #188]	@ (8004958 <HAL_GPIO_Init+0x324>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4013      	ands	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048bc:	4a26      	ldr	r2, [pc, #152]	@ (8004958 <HAL_GPIO_Init+0x324>)
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048c2:	4b25      	ldr	r3, [pc, #148]	@ (8004958 <HAL_GPIO_Init+0x324>)
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	43db      	mvns	r3, r3
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	4013      	ands	r3, r2
 80048d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004958 <HAL_GPIO_Init+0x324>)
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004958 <HAL_GPIO_Init+0x324>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	43db      	mvns	r3, r3
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	4013      	ands	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004910:	4a11      	ldr	r2, [pc, #68]	@ (8004958 <HAL_GPIO_Init+0x324>)
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	3301      	adds	r3, #1
 800491a:	61fb      	str	r3, [r7, #28]
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	2b0f      	cmp	r3, #15
 8004920:	f67f ae96 	bls.w	8004650 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop
 8004928:	3724      	adds	r7, #36	@ 0x24
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40023800 	.word	0x40023800
 8004938:	40013800 	.word	0x40013800
 800493c:	40020000 	.word	0x40020000
 8004940:	40020400 	.word	0x40020400
 8004944:	40020800 	.word	0x40020800
 8004948:	40020c00 	.word	0x40020c00
 800494c:	40021000 	.word	0x40021000
 8004950:	40021400 	.word	0x40021400
 8004954:	40021800 	.word	0x40021800
 8004958:	40013c00 	.word	0x40013c00

0800495c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	460b      	mov	r3, r1
 8004966:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	887b      	ldrh	r3, [r7, #2]
 800496e:	4013      	ands	r3, r2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d002      	beq.n	800497a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004974:	2301      	movs	r3, #1
 8004976:	73fb      	strb	r3, [r7, #15]
 8004978:	e001      	b.n	800497e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800497a:	2300      	movs	r3, #0
 800497c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800497e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3714      	adds	r7, #20
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	460b      	mov	r3, r1
 8004996:	807b      	strh	r3, [r7, #2]
 8004998:	4613      	mov	r3, r2
 800499a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800499c:	787b      	ldrb	r3, [r7, #1]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049a2:	887a      	ldrh	r2, [r7, #2]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049a8:	e003      	b.n	80049b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049aa:	887b      	ldrh	r3, [r7, #2]
 80049ac:	041a      	lsls	r2, r3, #16
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	619a      	str	r2, [r3, #24]
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
	...

080049c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e12b      	b.n	8004c2a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d106      	bne.n	80049ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f7fc f894 	bl	8000b14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2224      	movs	r2, #36	@ 0x24
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0201 	bic.w	r2, r2, #1
 8004a02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a24:	f003 f950 	bl	8007cc8 <HAL_RCC_GetPCLK1Freq>
 8004a28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	4a81      	ldr	r2, [pc, #516]	@ (8004c34 <HAL_I2C_Init+0x274>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d807      	bhi.n	8004a44 <HAL_I2C_Init+0x84>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4a80      	ldr	r2, [pc, #512]	@ (8004c38 <HAL_I2C_Init+0x278>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	bf94      	ite	ls
 8004a3c:	2301      	movls	r3, #1
 8004a3e:	2300      	movhi	r3, #0
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	e006      	b.n	8004a52 <HAL_I2C_Init+0x92>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4a7d      	ldr	r2, [pc, #500]	@ (8004c3c <HAL_I2C_Init+0x27c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	bf94      	ite	ls
 8004a4c:	2301      	movls	r3, #1
 8004a4e:	2300      	movhi	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e0e7      	b.n	8004c2a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	4a78      	ldr	r2, [pc, #480]	@ (8004c40 <HAL_I2C_Init+0x280>)
 8004a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a62:	0c9b      	lsrs	r3, r3, #18
 8004a64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	4a6a      	ldr	r2, [pc, #424]	@ (8004c34 <HAL_I2C_Init+0x274>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d802      	bhi.n	8004a94 <HAL_I2C_Init+0xd4>
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	3301      	adds	r3, #1
 8004a92:	e009      	b.n	8004aa8 <HAL_I2C_Init+0xe8>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a9a:	fb02 f303 	mul.w	r3, r2, r3
 8004a9e:	4a69      	ldr	r2, [pc, #420]	@ (8004c44 <HAL_I2C_Init+0x284>)
 8004aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa4:	099b      	lsrs	r3, r3, #6
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	6812      	ldr	r2, [r2, #0]
 8004aac:	430b      	orrs	r3, r1
 8004aae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004aba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	495c      	ldr	r1, [pc, #368]	@ (8004c34 <HAL_I2C_Init+0x274>)
 8004ac4:	428b      	cmp	r3, r1
 8004ac6:	d819      	bhi.n	8004afc <HAL_I2C_Init+0x13c>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1e59      	subs	r1, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ad6:	1c59      	adds	r1, r3, #1
 8004ad8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004adc:	400b      	ands	r3, r1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00a      	beq.n	8004af8 <HAL_I2C_Init+0x138>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	1e59      	subs	r1, r3, #1
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	fbb1 f3f3 	udiv	r3, r1, r3
 8004af0:	3301      	adds	r3, #1
 8004af2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004af6:	e051      	b.n	8004b9c <HAL_I2C_Init+0x1dc>
 8004af8:	2304      	movs	r3, #4
 8004afa:	e04f      	b.n	8004b9c <HAL_I2C_Init+0x1dc>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d111      	bne.n	8004b28 <HAL_I2C_Init+0x168>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	1e58      	subs	r0, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6859      	ldr	r1, [r3, #4]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	440b      	add	r3, r1
 8004b12:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b16:	3301      	adds	r3, #1
 8004b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	bf0c      	ite	eq
 8004b20:	2301      	moveq	r3, #1
 8004b22:	2300      	movne	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	e012      	b.n	8004b4e <HAL_I2C_Init+0x18e>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	1e58      	subs	r0, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6859      	ldr	r1, [r3, #4]
 8004b30:	460b      	mov	r3, r1
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	440b      	add	r3, r1
 8004b36:	0099      	lsls	r1, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b3e:	3301      	adds	r3, #1
 8004b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	bf0c      	ite	eq
 8004b48:	2301      	moveq	r3, #1
 8004b4a:	2300      	movne	r3, #0
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <HAL_I2C_Init+0x196>
 8004b52:	2301      	movs	r3, #1
 8004b54:	e022      	b.n	8004b9c <HAL_I2C_Init+0x1dc>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10e      	bne.n	8004b7c <HAL_I2C_Init+0x1bc>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	1e58      	subs	r0, r3, #1
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6859      	ldr	r1, [r3, #4]
 8004b66:	460b      	mov	r3, r1
 8004b68:	005b      	lsls	r3, r3, #1
 8004b6a:	440b      	add	r3, r1
 8004b6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b70:	3301      	adds	r3, #1
 8004b72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b7a:	e00f      	b.n	8004b9c <HAL_I2C_Init+0x1dc>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	1e58      	subs	r0, r3, #1
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6859      	ldr	r1, [r3, #4]
 8004b84:	460b      	mov	r3, r1
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	440b      	add	r3, r1
 8004b8a:	0099      	lsls	r1, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b92:	3301      	adds	r3, #1
 8004b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b9c:	6879      	ldr	r1, [r7, #4]
 8004b9e:	6809      	ldr	r1, [r1, #0]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69da      	ldr	r2, [r3, #28]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004bca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	6911      	ldr	r1, [r2, #16]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	68d2      	ldr	r2, [r2, #12]
 8004bd6:	4311      	orrs	r1, r2
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	695a      	ldr	r2, [r3, #20]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f042 0201 	orr.w	r2, r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	000186a0 	.word	0x000186a0
 8004c38:	001e847f 	.word	0x001e847f
 8004c3c:	003d08ff 	.word	0x003d08ff
 8004c40:	431bde83 	.word	0x431bde83
 8004c44:	10624dd3 	.word	0x10624dd3

08004c48 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5a:	2b80      	cmp	r3, #128	@ 0x80
 8004c5c:	d103      	bne.n	8004c66 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2200      	movs	r2, #0
 8004c64:	611a      	str	r2, [r3, #16]
  }
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
	...

08004c74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	607a      	str	r2, [r7, #4]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	460b      	mov	r3, r1
 8004c82:	817b      	strh	r3, [r7, #10]
 8004c84:	4613      	mov	r3, r2
 8004c86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c88:	f7fe ff9a 	bl	8003bc0 <HAL_GetTick>
 8004c8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b20      	cmp	r3, #32
 8004c98:	f040 80e0 	bne.w	8004e5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	2319      	movs	r3, #25
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	4970      	ldr	r1, [pc, #448]	@ (8004e68 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f002 fc98 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	e0d3      	b.n	8004e5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_I2C_Master_Transmit+0x50>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e0cc      	b.n	8004e5e <HAL_I2C_Master_Transmit+0x1ea>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d007      	beq.n	8004cea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f042 0201 	orr.w	r2, r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cf8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2221      	movs	r2, #33	@ 0x21
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2210      	movs	r2, #16
 8004d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	893a      	ldrh	r2, [r7, #8]
 8004d1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4a50      	ldr	r2, [pc, #320]	@ (8004e6c <HAL_I2C_Master_Transmit+0x1f8>)
 8004d2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d2c:	8979      	ldrh	r1, [r7, #10]
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	6a3a      	ldr	r2, [r7, #32]
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f002 f856 	bl	8006de4 <I2C_MasterRequestWrite>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d001      	beq.n	8004d42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e08d      	b.n	8004e5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d42:	2300      	movs	r3, #0
 8004d44:	613b      	str	r3, [r7, #16]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	613b      	str	r3, [r7, #16]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	613b      	str	r3, [r7, #16]
 8004d56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d58:	e066      	b.n	8004e28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	6a39      	ldr	r1, [r7, #32]
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f002 fd56 	bl	8007810 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00d      	beq.n	8004d86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d107      	bne.n	8004d82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e06b      	b.n	8004e5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	781a      	ldrb	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	3b01      	subs	r3, #1
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dae:	3b01      	subs	r3, #1
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	f003 0304 	and.w	r3, r3, #4
 8004dc0:	2b04      	cmp	r3, #4
 8004dc2:	d11b      	bne.n	8004dfc <HAL_I2C_Master_Transmit+0x188>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d017      	beq.n	8004dfc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd0:	781a      	ldrb	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df4:	3b01      	subs	r3, #1
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	6a39      	ldr	r1, [r7, #32]
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f002 fd4d 	bl	80078a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00d      	beq.n	8004e28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e10:	2b04      	cmp	r3, #4
 8004e12:	d107      	bne.n	8004e24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e01a      	b.n	8004e5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d194      	bne.n	8004d5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2220      	movs	r2, #32
 8004e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	e000      	b.n	8004e5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e5c:	2302      	movs	r3, #2
  }
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3718      	adds	r7, #24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	00100002 	.word	0x00100002
 8004e6c:	ffff0000 	.word	0xffff0000

08004e70 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08c      	sub	sp, #48	@ 0x30
 8004e74:	af02      	add	r7, sp, #8
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	607a      	str	r2, [r7, #4]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	817b      	strh	r3, [r7, #10]
 8004e80:	4613      	mov	r3, r2
 8004e82:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e84:	f7fe fe9c 	bl	8003bc0 <HAL_GetTick>
 8004e88:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b20      	cmp	r3, #32
 8004e94:	f040 8217 	bne.w	80052c6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	2319      	movs	r3, #25
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	497c      	ldr	r1, [pc, #496]	@ (8005094 <HAL_I2C_Master_Receive+0x224>)
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f002 fb9a 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004eae:	2302      	movs	r3, #2
 8004eb0:	e20a      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_I2C_Master_Receive+0x50>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e203      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d007      	beq.n	8004ee6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 0201 	orr.w	r2, r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ef4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2222      	movs	r2, #34	@ 0x22
 8004efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2210      	movs	r2, #16
 8004f02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	893a      	ldrh	r2, [r7, #8]
 8004f16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	4a5c      	ldr	r2, [pc, #368]	@ (8005098 <HAL_I2C_Master_Receive+0x228>)
 8004f26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f28:	8979      	ldrh	r1, [r7, #10]
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f001 ffda 	bl	8006ee8 <I2C_MasterRequestRead>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e1c4      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d113      	bne.n	8004f6e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f46:	2300      	movs	r3, #0
 8004f48:	623b      	str	r3, [r7, #32]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	623b      	str	r3, [r7, #32]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	623b      	str	r3, [r7, #32]
 8004f5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	e198      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d11b      	bne.n	8004fae <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	61fb      	str	r3, [r7, #28]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	61fb      	str	r3, [r7, #28]
 8004f9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	e178      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d11b      	bne.n	8004fee <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61bb      	str	r3, [r7, #24]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	61bb      	str	r3, [r7, #24]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	699b      	ldr	r3, [r3, #24]
 8004fe8:	61bb      	str	r3, [r7, #24]
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	e158      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ffc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ffe:	2300      	movs	r3, #0
 8005000:	617b      	str	r3, [r7, #20]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	617b      	str	r3, [r7, #20]
 8005012:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005014:	e144      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800501a:	2b03      	cmp	r3, #3
 800501c:	f200 80f1 	bhi.w	8005202 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005024:	2b01      	cmp	r3, #1
 8005026:	d123      	bne.n	8005070 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f002 fcb1 	bl	8007994 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e145      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005046:	b2d2      	uxtb	r2, r2
 8005048:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005064:	b29b      	uxth	r3, r3
 8005066:	3b01      	subs	r3, #1
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800506e:	e117      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005074:	2b02      	cmp	r3, #2
 8005076:	d14e      	bne.n	8005116 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507e:	2200      	movs	r2, #0
 8005080:	4906      	ldr	r1, [pc, #24]	@ (800509c <HAL_I2C_Master_Receive+0x22c>)
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f002 faaa 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d008      	beq.n	80050a0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e11a      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
 8005092:	bf00      	nop
 8005094:	00100002 	.word	0x00100002
 8005098:	ffff0000 	.word	0xffff0000
 800509c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	691a      	ldr	r2, [r3, #16]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d8:	b29b      	uxth	r3, r3
 80050da:	3b01      	subs	r3, #1
 80050dc:	b29a      	uxth	r2, r3
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	691a      	ldr	r2, [r3, #16]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050fe:	3b01      	subs	r3, #1
 8005100:	b29a      	uxth	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005114:	e0c4      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511c:	2200      	movs	r2, #0
 800511e:	496c      	ldr	r1, [pc, #432]	@ (80052d0 <HAL_I2C_Master_Receive+0x460>)
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f002 fa5b 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e0cb      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800513e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	691a      	ldr	r2, [r3, #16]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	b2d2      	uxtb	r2, r2
 800514c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	1c5a      	adds	r2, r3, #1
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800515c:	3b01      	subs	r3, #1
 800515e:	b29a      	uxth	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005168:	b29b      	uxth	r3, r3
 800516a:	3b01      	subs	r3, #1
 800516c:	b29a      	uxth	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005178:	2200      	movs	r2, #0
 800517a:	4955      	ldr	r1, [pc, #340]	@ (80052d0 <HAL_I2C_Master_Receive+0x460>)
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f002 fa2d 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e09d      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800519a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	691a      	ldr	r2, [r3, #16]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a6:	b2d2      	uxtb	r2, r2
 80051a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b8:	3b01      	subs	r3, #1
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	3b01      	subs	r3, #1
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	691a      	ldr	r2, [r3, #16]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d8:	b2d2      	uxtb	r2, r2
 80051da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005200:	e04e      	b.n	80052a0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005204:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f002 fbc4 	bl	8007994 <I2C_WaitOnRXNEFlagUntilTimeout>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e058      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005228:	1c5a      	adds	r2, r3, #1
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800523e:	b29b      	uxth	r3, r3
 8005240:	3b01      	subs	r3, #1
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f003 0304 	and.w	r3, r3, #4
 8005252:	2b04      	cmp	r3, #4
 8005254:	d124      	bne.n	80052a0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800525a:	2b03      	cmp	r3, #3
 800525c:	d107      	bne.n	800526e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800526c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	691a      	ldr	r2, [r3, #16]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005280:	1c5a      	adds	r2, r3, #1
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800528a:	3b01      	subs	r3, #1
 800528c:	b29a      	uxth	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f47f aeb6 	bne.w	8005016 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	e000      	b.n	80052c8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
  }
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3728      	adds	r7, #40	@ 0x28
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	00010004 	.word	0x00010004

080052d4 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08c      	sub	sp, #48	@ 0x30
 80052d8:	af02      	add	r7, sp, #8
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	4608      	mov	r0, r1
 80052de:	4611      	mov	r1, r2
 80052e0:	461a      	mov	r2, r3
 80052e2:	4603      	mov	r3, r0
 80052e4:	817b      	strh	r3, [r7, #10]
 80052e6:	460b      	mov	r3, r1
 80052e8:	813b      	strh	r3, [r7, #8]
 80052ea:	4613      	mov	r3, r2
 80052ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052ee:	f7fe fc67 	bl	8003bc0 <HAL_GetTick>
 80052f2:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b20      	cmp	r3, #32
 8005302:	f040 8172 	bne.w	80055ea <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005306:	4b93      	ldr	r3, [pc, #588]	@ (8005554 <HAL_I2C_Mem_Read_DMA+0x280>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	08db      	lsrs	r3, r3, #3
 800530c:	4a92      	ldr	r2, [pc, #584]	@ (8005558 <HAL_I2C_Mem_Read_DMA+0x284>)
 800530e:	fba2 2303 	umull	r2, r3, r2, r3
 8005312:	0a1a      	lsrs	r2, r3, #8
 8005314:	4613      	mov	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	009a      	lsls	r2, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	3b01      	subs	r3, #1
 8005324:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d112      	bne.n	8005352 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005346:	f043 0220 	orr.w	r2, r3, #32
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800534e:	2302      	movs	r3, #2
 8005350:	e14c      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b02      	cmp	r3, #2
 800535e:	d0df      	beq.n	8005320 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005366:	2b01      	cmp	r3, #1
 8005368:	d101      	bne.n	800536e <HAL_I2C_Mem_Read_DMA+0x9a>
 800536a:	2302      	movs	r3, #2
 800536c:	e13e      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b01      	cmp	r3, #1
 8005382:	d007      	beq.n	8005394 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f042 0201 	orr.w	r2, r2, #1
 8005392:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2222      	movs	r2, #34	@ 0x22
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2240      	movs	r2, #64	@ 0x40
 80053b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80053c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4a62      	ldr	r2, [pc, #392]	@ (800555c <HAL_I2C_Mem_Read_DMA+0x288>)
 80053d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80053d6:	897a      	ldrh	r2, [r7, #10]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80053dc:	893a      	ldrh	r2, [r7, #8]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80053e2:	88fa      	ldrh	r2, [r7, #6]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 80cc 	beq.w	8005590 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d02d      	beq.n	800545c <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005404:	4a56      	ldr	r2, [pc, #344]	@ (8005560 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8005406:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540c:	4a55      	ldr	r2, [pc, #340]	@ (8005564 <HAL_I2C_Mem_Read_DMA+0x290>)
 800540e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005414:	2200      	movs	r2, #0
 8005416:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541c:	2200      	movs	r2, #0
 800541e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005424:	2200      	movs	r2, #0
 8005426:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	2200      	movs	r2, #0
 800542e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	3310      	adds	r3, #16
 800543a:	4619      	mov	r1, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	461a      	mov	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005446:	f7fe fd87 	bl	8003f58 <HAL_DMA_Start_IT>
 800544a:	4603      	mov	r3, r0
 800544c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005450:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005454:	2b00      	cmp	r3, #0
 8005456:	f040 8087 	bne.w	8005568 <HAL_I2C_Mem_Read_DMA+0x294>
 800545a:	e013      	b.n	8005484 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2220      	movs	r2, #32
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0b3      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005484:	88f8      	ldrh	r0, [r7, #6]
 8005486:	893a      	ldrh	r2, [r7, #8]
 8005488:	8979      	ldrh	r1, [r7, #10]
 800548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548c:	9301      	str	r3, [sp, #4]
 800548e:	2323      	movs	r3, #35	@ 0x23
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	4603      	mov	r3, r0
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f001 fdf5 	bl	8007084 <I2C_RequestMemoryRead>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d023      	beq.n	80054e8 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fe fe1f 	bl	80040e8 <HAL_DMA_Abort_IT>
 80054aa:	4603      	mov	r3, r0
 80054ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b4:	2200      	movs	r2, #0
 80054b6:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054c6:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 0201 	bic.w	r2, r2, #1
 80054e2:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e081      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d108      	bne.n	8005502 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	e007      	b.n	8005512 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005510:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005512:	2300      	movs	r3, #0
 8005514:	61bb      	str	r3, [r7, #24]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	61bb      	str	r3, [r7, #24]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	61bb      	str	r3, [r7, #24]
 8005526:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800553e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800554e:	605a      	str	r2, [r3, #4]
 8005550:	e049      	b.n	80055e6 <HAL_I2C_Mem_Read_DMA+0x312>
 8005552:	bf00      	nop
 8005554:	20000008 	.word	0x20000008
 8005558:	14f8b589 	.word	0x14f8b589
 800555c:	ffff0000 	.word	0xffff0000
 8005560:	08007255 	.word	0x08007255
 8005564:	08007413 	.word	0x08007413
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2220      	movs	r2, #32
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557c:	f043 0210 	orr.w	r2, r3, #16
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e02d      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005590:	88f8      	ldrh	r0, [r7, #6]
 8005592:	893a      	ldrh	r2, [r7, #8]
 8005594:	8979      	ldrh	r1, [r7, #10]
 8005596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	2323      	movs	r3, #35	@ 0x23
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	4603      	mov	r3, r0
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f001 fd6f 	bl	8007084 <I2C_RequestMemoryRead>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e01d      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055b0:	2300      	movs	r3, #0
 80055b2:	617b      	str	r3, [r7, #20]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	699b      	ldr	r3, [r3, #24]
 80055c2:	617b      	str	r3, [r7, #20]
 80055c4:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055d4:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	e000      	b.n	80055ec <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 80055ea:	2302      	movs	r3, #2
  }
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3728      	adds	r7, #40	@ 0x28
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005614:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800561c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800561e:	7bfb      	ldrb	r3, [r7, #15]
 8005620:	2b10      	cmp	r3, #16
 8005622:	d003      	beq.n	800562c <HAL_I2C_EV_IRQHandler+0x38>
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	2b40      	cmp	r3, #64	@ 0x40
 8005628:	f040 80c1 	bne.w	80057ae <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10d      	bne.n	8005662 <HAL_I2C_EV_IRQHandler+0x6e>
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800564c:	d003      	beq.n	8005656 <HAL_I2C_EV_IRQHandler+0x62>
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005654:	d101      	bne.n	800565a <HAL_I2C_EV_IRQHandler+0x66>
 8005656:	2301      	movs	r3, #1
 8005658:	e000      	b.n	800565c <HAL_I2C_EV_IRQHandler+0x68>
 800565a:	2300      	movs	r3, #0
 800565c:	2b01      	cmp	r3, #1
 800565e:	f000 8132 	beq.w	80058c6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00c      	beq.n	8005686 <HAL_I2C_EV_IRQHandler+0x92>
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	0a5b      	lsrs	r3, r3, #9
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	d006      	beq.n	8005686 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f002 fa17 	bl	8007aac <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 fd91 	bl	80061a6 <I2C_Master_SB>
 8005684:	e092      	b.n	80057ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	08db      	lsrs	r3, r3, #3
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	2b00      	cmp	r3, #0
 8005690:	d009      	beq.n	80056a6 <HAL_I2C_EV_IRQHandler+0xb2>
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	0a5b      	lsrs	r3, r3, #9
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 fe07 	bl	80062b2 <I2C_Master_ADD10>
 80056a4:	e082      	b.n	80057ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	085b      	lsrs	r3, r3, #1
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d009      	beq.n	80056c6 <HAL_I2C_EV_IRQHandler+0xd2>
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	0a5b      	lsrs	r3, r3, #9
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 fe21 	bl	8006306 <I2C_Master_ADDR>
 80056c4:	e072      	b.n	80057ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	089b      	lsrs	r3, r3, #2
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d03b      	beq.n	800574a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056e0:	f000 80f3 	beq.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	09db      	lsrs	r3, r3, #7
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00f      	beq.n	8005710 <HAL_I2C_EV_IRQHandler+0x11c>
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	0a9b      	lsrs	r3, r3, #10
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d009      	beq.n	8005710 <HAL_I2C_EV_IRQHandler+0x11c>
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	089b      	lsrs	r3, r3, #2
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d103      	bne.n	8005710 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f9e9 	bl	8005ae0 <I2C_MasterTransmit_TXE>
 800570e:	e04d      	b.n	80057ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	089b      	lsrs	r3, r3, #2
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80d6 	beq.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	0a5b      	lsrs	r3, r3, #9
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 80cf 	beq.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800572c:	7bbb      	ldrb	r3, [r7, #14]
 800572e:	2b21      	cmp	r3, #33	@ 0x21
 8005730:	d103      	bne.n	800573a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 fa70 	bl	8005c18 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005738:	e0c7      	b.n	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800573a:	7bfb      	ldrb	r3, [r7, #15]
 800573c:	2b40      	cmp	r3, #64	@ 0x40
 800573e:	f040 80c4 	bne.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fade 	bl	8005d04 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005748:	e0bf      	b.n	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005758:	f000 80b7 	beq.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	099b      	lsrs	r3, r3, #6
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00f      	beq.n	8005788 <HAL_I2C_EV_IRQHandler+0x194>
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	0a9b      	lsrs	r3, r3, #10
 800576c:	f003 0301 	and.w	r3, r3, #1
 8005770:	2b00      	cmp	r3, #0
 8005772:	d009      	beq.n	8005788 <HAL_I2C_EV_IRQHandler+0x194>
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	089b      	lsrs	r3, r3, #2
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d103      	bne.n	8005788 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 fb57 	bl	8005e34 <I2C_MasterReceive_RXNE>
 8005786:	e011      	b.n	80057ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	089b      	lsrs	r3, r3, #2
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 809a 	beq.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	0a5b      	lsrs	r3, r3, #9
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f000 8093 	beq.w	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 fc0d 	bl	8005fc4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057aa:	e08e      	b.n	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
 80057ac:	e08d      	b.n	80058ca <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d004      	beq.n	80057c0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	61fb      	str	r3, [r7, #28]
 80057be:	e007      	b.n	80057d0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	085b      	lsrs	r3, r3, #1
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d012      	beq.n	8005802 <HAL_I2C_EV_IRQHandler+0x20e>
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	0a5b      	lsrs	r3, r3, #9
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00c      	beq.n	8005802 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80057f8:	69b9      	ldr	r1, [r7, #24]
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 ffd2 	bl	80067a4 <I2C_Slave_ADDR>
 8005800:	e066      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	091b      	lsrs	r3, r3, #4
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d009      	beq.n	8005822 <HAL_I2C_EV_IRQHandler+0x22e>
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	0a5b      	lsrs	r3, r3, #9
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f001 f80c 	bl	8006838 <I2C_Slave_STOPF>
 8005820:	e056      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005822:	7bbb      	ldrb	r3, [r7, #14]
 8005824:	2b21      	cmp	r3, #33	@ 0x21
 8005826:	d002      	beq.n	800582e <HAL_I2C_EV_IRQHandler+0x23a>
 8005828:	7bbb      	ldrb	r3, [r7, #14]
 800582a:	2b29      	cmp	r3, #41	@ 0x29
 800582c:	d125      	bne.n	800587a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	09db      	lsrs	r3, r3, #7
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00f      	beq.n	800585a <HAL_I2C_EV_IRQHandler+0x266>
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	0a9b      	lsrs	r3, r3, #10
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d009      	beq.n	800585a <HAL_I2C_EV_IRQHandler+0x266>
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	089b      	lsrs	r3, r3, #2
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d103      	bne.n	800585a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fee8 	bl	8006628 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005858:	e039      	b.n	80058ce <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	089b      	lsrs	r3, r3, #2
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d033      	beq.n	80058ce <HAL_I2C_EV_IRQHandler+0x2da>
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	0a5b      	lsrs	r3, r3, #9
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d02d      	beq.n	80058ce <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 ff15 	bl	80066a2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005878:	e029      	b.n	80058ce <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	099b      	lsrs	r3, r3, #6
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00f      	beq.n	80058a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	0a9b      	lsrs	r3, r3, #10
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d009      	beq.n	80058a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	089b      	lsrs	r3, r3, #2
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d103      	bne.n	80058a6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 ff20 	bl	80066e4 <I2C_SlaveReceive_RXNE>
 80058a4:	e014      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	089b      	lsrs	r3, r3, #2
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00e      	beq.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	0a5b      	lsrs	r3, r3, #9
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d008      	beq.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 ff4e 	bl	8006760 <I2C_SlaveReceive_BTF>
 80058c4:	e004      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80058c6:	bf00      	nop
 80058c8:	e002      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058ca:	bf00      	nop
 80058cc:	e000      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058ce:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80058d0:	3720      	adds	r7, #32
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b08a      	sub	sp, #40	@ 0x28
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80058ee:	2300      	movs	r3, #0
 80058f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058f8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058fa:	6a3b      	ldr	r3, [r7, #32]
 80058fc:	0a1b      	lsrs	r3, r3, #8
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00e      	beq.n	8005924 <HAL_I2C_ER_IRQHandler+0x4e>
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	0a1b      	lsrs	r3, r3, #8
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	2b00      	cmp	r3, #0
 8005910:	d008      	beq.n	8005924 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	f043 0301 	orr.w	r3, r3, #1
 8005918:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005922:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005924:	6a3b      	ldr	r3, [r7, #32]
 8005926:	0a5b      	lsrs	r3, r3, #9
 8005928:	f003 0301 	and.w	r3, r3, #1
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00e      	beq.n	800594e <HAL_I2C_ER_IRQHandler+0x78>
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	0a1b      	lsrs	r3, r3, #8
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	d008      	beq.n	800594e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800593c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593e:	f043 0302 	orr.w	r3, r3, #2
 8005942:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800594c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800594e:	6a3b      	ldr	r3, [r7, #32]
 8005950:	0a9b      	lsrs	r3, r3, #10
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	2b00      	cmp	r3, #0
 8005958:	d03f      	beq.n	80059da <HAL_I2C_ER_IRQHandler+0x104>
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	0a1b      	lsrs	r3, r3, #8
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d039      	beq.n	80059da <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005966:	7efb      	ldrb	r3, [r7, #27]
 8005968:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800596e:	b29b      	uxth	r3, r3
 8005970:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005978:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005980:	7ebb      	ldrb	r3, [r7, #26]
 8005982:	2b20      	cmp	r3, #32
 8005984:	d112      	bne.n	80059ac <HAL_I2C_ER_IRQHandler+0xd6>
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10f      	bne.n	80059ac <HAL_I2C_ER_IRQHandler+0xd6>
 800598c:	7cfb      	ldrb	r3, [r7, #19]
 800598e:	2b21      	cmp	r3, #33	@ 0x21
 8005990:	d008      	beq.n	80059a4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005992:	7cfb      	ldrb	r3, [r7, #19]
 8005994:	2b29      	cmp	r3, #41	@ 0x29
 8005996:	d005      	beq.n	80059a4 <HAL_I2C_ER_IRQHandler+0xce>
 8005998:	7cfb      	ldrb	r3, [r7, #19]
 800599a:	2b28      	cmp	r3, #40	@ 0x28
 800599c:	d106      	bne.n	80059ac <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2b21      	cmp	r3, #33	@ 0x21
 80059a2:	d103      	bne.n	80059ac <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f001 f877 	bl	8006a98 <I2C_Slave_AF>
 80059aa:	e016      	b.n	80059da <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059b4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	f043 0304 	orr.w	r3, r3, #4
 80059bc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80059be:	7efb      	ldrb	r3, [r7, #27]
 80059c0:	2b10      	cmp	r3, #16
 80059c2:	d002      	beq.n	80059ca <HAL_I2C_ER_IRQHandler+0xf4>
 80059c4:	7efb      	ldrb	r3, [r7, #27]
 80059c6:	2b40      	cmp	r3, #64	@ 0x40
 80059c8:	d107      	bne.n	80059da <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059d8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059da:	6a3b      	ldr	r3, [r7, #32]
 80059dc:	0adb      	lsrs	r3, r3, #11
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00e      	beq.n	8005a04 <HAL_I2C_ER_IRQHandler+0x12e>
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	0a1b      	lsrs	r3, r3, #8
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d008      	beq.n	8005a04 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80059f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f4:	f043 0308 	orr.w	r3, r3, #8
 80059f8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005a02:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d008      	beq.n	8005a1c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a10:	431a      	orrs	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f001 f8b2 	bl	8006b80 <I2C_ITError>
  }
}
 8005a1c:	bf00      	nop
 8005a1e:	3728      	adds	r7, #40	@ 0x28
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	70fb      	strb	r3, [r7, #3]
 8005a80:	4613      	mov	r3, r2
 8005a82:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005ad4:	bf00      	nop
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aee:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005af6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005afc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d150      	bne.n	8005ba8 <I2C_MasterTransmit_TXE+0xc8>
 8005b06:	7bfb      	ldrb	r3, [r7, #15]
 8005b08:	2b21      	cmp	r3, #33	@ 0x21
 8005b0a:	d14d      	bne.n	8005ba8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2b08      	cmp	r3, #8
 8005b10:	d01d      	beq.n	8005b4e <I2C_MasterTransmit_TXE+0x6e>
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	2b20      	cmp	r3, #32
 8005b16:	d01a      	beq.n	8005b4e <I2C_MasterTransmit_TXE+0x6e>
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b1e:	d016      	beq.n	8005b4e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b2e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2211      	movs	r2, #17
 8005b34:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2220      	movs	r2, #32
 8005b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f7ff ff6c 	bl	8005a24 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b4c:	e060      	b.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b5c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b6c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b40      	cmp	r3, #64	@ 0x40
 8005b86:	d107      	bne.n	8005b98 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7ff ff87 	bl	8005aa4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b96:	e03b      	b.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f7ff ff3f 	bl	8005a24 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ba6:	e033      	b.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005ba8:	7bfb      	ldrb	r3, [r7, #15]
 8005baa:	2b21      	cmp	r3, #33	@ 0x21
 8005bac:	d005      	beq.n	8005bba <I2C_MasterTransmit_TXE+0xda>
 8005bae:	7bbb      	ldrb	r3, [r7, #14]
 8005bb0:	2b40      	cmp	r3, #64	@ 0x40
 8005bb2:	d12d      	bne.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005bb4:	7bfb      	ldrb	r3, [r7, #15]
 8005bb6:	2b22      	cmp	r3, #34	@ 0x22
 8005bb8:	d12a      	bne.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d108      	bne.n	8005bd6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bd2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005bd4:	e01c      	b.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b40      	cmp	r3, #64	@ 0x40
 8005be0:	d103      	bne.n	8005bea <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f88e 	bl	8005d04 <I2C_MemoryTransmit_TXE_BTF>
}
 8005be8:	e012      	b.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	781a      	ldrb	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfa:	1c5a      	adds	r2, r3, #1
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	3b01      	subs	r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005c0e:	e7ff      	b.n	8005c10 <I2C_MasterTransmit_TXE+0x130>
 8005c10:	bf00      	nop
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c24:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b21      	cmp	r3, #33	@ 0x21
 8005c30:	d164      	bne.n	8005cfc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d012      	beq.n	8005c62 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c40:	781a      	ldrb	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4c:	1c5a      	adds	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005c60:	e04c      	b.n	8005cfc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d01d      	beq.n	8005ca4 <I2C_MasterTransmit_BTF+0x8c>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2b20      	cmp	r3, #32
 8005c6c:	d01a      	beq.n	8005ca4 <I2C_MasterTransmit_BTF+0x8c>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c74:	d016      	beq.n	8005ca4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c84:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2211      	movs	r2, #17
 8005c8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7ff fec1 	bl	8005a24 <HAL_I2C_MasterTxCpltCallback>
}
 8005ca2:	e02b      	b.n	8005cfc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005cb2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cc2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b40      	cmp	r3, #64	@ 0x40
 8005cdc:	d107      	bne.n	8005cee <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7ff fedc 	bl	8005aa4 <HAL_I2C_MemTxCpltCallback>
}
 8005cec:	e006      	b.n	8005cfc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7ff fe94 	bl	8005a24 <HAL_I2C_MasterTxCpltCallback>
}
 8005cfc:	bf00      	nop
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d12:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d11d      	bne.n	8005d58 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d10b      	bne.n	8005d3c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d28:	b2da      	uxtb	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d34:	1c9a      	adds	r2, r3, #2
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005d3a:	e077      	b.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	121b      	asrs	r3, r3, #8
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d56:	e069      	b.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d10b      	bne.n	8005d78 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d76:	e059      	b.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d152      	bne.n	8005e26 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005d80:	7bfb      	ldrb	r3, [r7, #15]
 8005d82:	2b22      	cmp	r3, #34	@ 0x22
 8005d84:	d10d      	bne.n	8005da2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d94:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d9a:	1c5a      	adds	r2, r3, #1
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005da0:	e044      	b.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d015      	beq.n	8005dd8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
 8005dae:	2b21      	cmp	r3, #33	@ 0x21
 8005db0:	d112      	bne.n	8005dd8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db6:	781a      	ldrb	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005dd6:	e029      	b.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d124      	bne.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005de2:	7bfb      	ldrb	r3, [r7, #15]
 8005de4:	2b21      	cmp	r3, #33	@ 0x21
 8005de6:	d121      	bne.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005df6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e06:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2220      	movs	r2, #32
 8005e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f7ff fe40 	bl	8005aa4 <HAL_I2C_MemTxCpltCallback>
}
 8005e24:	e002      	b.n	8005e2c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f7fe ff0e 	bl	8004c48 <I2C_Flush_DR>
}
 8005e2c:	bf00      	nop
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	2b22      	cmp	r3, #34	@ 0x22
 8005e46:	f040 80b9 	bne.w	8005fbc <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b03      	cmp	r3, #3
 8005e5c:	d921      	bls.n	8005ea2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	691a      	ldr	r2, [r3, #16]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e68:	b2d2      	uxtb	r2, r2
 8005e6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e70:	1c5a      	adds	r2, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2b03      	cmp	r3, #3
 8005e8c:	f040 8096 	bne.w	8005fbc <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e9e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005ea0:	e08c      	b.n	8005fbc <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d07f      	beq.n	8005faa <I2C_MasterReceive_RXNE+0x176>
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d002      	beq.n	8005eb6 <I2C_MasterReceive_RXNE+0x82>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d179      	bne.n	8005faa <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f001 fd3a 	bl	8007930 <I2C_WaitOnSTOPRequestThroughIT>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d14c      	bne.n	8005f5c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ed0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ee0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	691a      	ldr	r2, [r3, #16]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	b2d2      	uxtb	r2, r2
 8005eee:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	3b01      	subs	r3, #1
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b40      	cmp	r3, #64	@ 0x40
 8005f1a:	d10a      	bne.n	8005f32 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7fd fc84 	bl	8003838 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f30:	e044      	b.n	8005fbc <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d002      	beq.n	8005f46 <I2C_MasterReceive_RXNE+0x112>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b20      	cmp	r3, #32
 8005f44:	d103      	bne.n	8005f4e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f4c:	e002      	b.n	8005f54 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2212      	movs	r2, #18
 8005f52:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff fd6f 	bl	8005a38 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f5a:	e02f      	b.n	8005fbc <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f6a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	691a      	ldr	r2, [r3, #16]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f76:	b2d2      	uxtb	r2, r2
 8005f78:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	1c5a      	adds	r2, r3, #1
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff fd88 	bl	8005ab8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005fa8:	e008      	b.n	8005fbc <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fb8:	605a      	str	r2, [r3, #4]
}
 8005fba:	e7ff      	b.n	8005fbc <I2C_MasterReceive_RXNE+0x188>
 8005fbc:	bf00      	nop
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b04      	cmp	r3, #4
 8005fda:	d11b      	bne.n	8006014 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fea:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691a      	ldr	r2, [r3, #16]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	b2d2      	uxtb	r2, r2
 8005ff8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006008:	b29b      	uxth	r3, r3
 800600a:	3b01      	subs	r3, #1
 800600c:	b29a      	uxth	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006012:	e0c4      	b.n	800619e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006018:	b29b      	uxth	r3, r3
 800601a:	2b03      	cmp	r3, #3
 800601c:	d129      	bne.n	8006072 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800602c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2b04      	cmp	r3, #4
 8006032:	d00a      	beq.n	800604a <I2C_MasterReceive_BTF+0x86>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2b02      	cmp	r3, #2
 8006038:	d007      	beq.n	800604a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006048:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	691a      	ldr	r2, [r3, #16]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006054:	b2d2      	uxtb	r2, r2
 8006056:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605c:	1c5a      	adds	r2, r3, #1
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006066:	b29b      	uxth	r3, r3
 8006068:	3b01      	subs	r3, #1
 800606a:	b29a      	uxth	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006070:	e095      	b.n	800619e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006076:	b29b      	uxth	r3, r3
 8006078:	2b02      	cmp	r3, #2
 800607a:	d17d      	bne.n	8006178 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d002      	beq.n	8006088 <I2C_MasterReceive_BTF+0xc4>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2b10      	cmp	r3, #16
 8006086:	d108      	bne.n	800609a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	e016      	b.n	80060c8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2b04      	cmp	r3, #4
 800609e:	d002      	beq.n	80060a6 <I2C_MasterReceive_BTF+0xe2>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2b02      	cmp	r3, #2
 80060a4:	d108      	bne.n	80060b8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	e007      	b.n	80060c8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060c6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	691a      	ldr	r2, [r3, #16]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d2:	b2d2      	uxtb	r2, r2
 80060d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691a      	ldr	r2, [r3, #16]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f8:	b2d2      	uxtb	r2, r2
 80060fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006100:	1c5a      	adds	r2, r3, #1
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685a      	ldr	r2, [r3, #4]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006122:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2220      	movs	r2, #32
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b40      	cmp	r3, #64	@ 0x40
 8006136:	d10a      	bne.n	800614e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fd fb76 	bl	8003838 <HAL_I2C_MemRxCpltCallback>
}
 800614c:	e027      	b.n	800619e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b08      	cmp	r3, #8
 800615a:	d002      	beq.n	8006162 <I2C_MasterReceive_BTF+0x19e>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2b20      	cmp	r3, #32
 8006160:	d103      	bne.n	800616a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	631a      	str	r2, [r3, #48]	@ 0x30
 8006168:	e002      	b.n	8006170 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2212      	movs	r2, #18
 800616e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7ff fc61 	bl	8005a38 <HAL_I2C_MasterRxCpltCallback>
}
 8006176:	e012      	b.n	800619e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	691a      	ldr	r2, [r3, #16]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006182:	b2d2      	uxtb	r2, r2
 8006184:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618a:	1c5a      	adds	r2, r3, #1
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006194:	b29b      	uxth	r3, r3
 8006196:	3b01      	subs	r3, #1
 8006198:	b29a      	uxth	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800619e:	bf00      	nop
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80061a6:	b480      	push	{r7}
 80061a8:	b083      	sub	sp, #12
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b40      	cmp	r3, #64	@ 0x40
 80061b8:	d117      	bne.n	80061ea <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d109      	bne.n	80061d6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	461a      	mov	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80061d2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80061d4:	e067      	b.n	80062a6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	f043 0301 	orr.w	r3, r3, #1
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	611a      	str	r2, [r3, #16]
}
 80061e8:	e05d      	b.n	80062a6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061f2:	d133      	bne.n	800625c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b21      	cmp	r3, #33	@ 0x21
 80061fe:	d109      	bne.n	8006214 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006204:	b2db      	uxtb	r3, r3
 8006206:	461a      	mov	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006210:	611a      	str	r2, [r3, #16]
 8006212:	e008      	b.n	8006226 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006218:	b2db      	uxtb	r3, r3
 800621a:	f043 0301 	orr.w	r3, r3, #1
 800621e:	b2da      	uxtb	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800622a:	2b00      	cmp	r3, #0
 800622c:	d004      	beq.n	8006238 <I2C_Master_SB+0x92>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006234:	2b00      	cmp	r3, #0
 8006236:	d108      	bne.n	800624a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623c:	2b00      	cmp	r3, #0
 800623e:	d032      	beq.n	80062a6 <I2C_Master_SB+0x100>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006246:	2b00      	cmp	r3, #0
 8006248:	d02d      	beq.n	80062a6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685a      	ldr	r2, [r3, #4]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006258:	605a      	str	r2, [r3, #4]
}
 800625a:	e024      	b.n	80062a6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10e      	bne.n	8006282 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006268:	b29b      	uxth	r3, r3
 800626a:	11db      	asrs	r3, r3, #7
 800626c:	b2db      	uxtb	r3, r3
 800626e:	f003 0306 	and.w	r3, r3, #6
 8006272:	b2db      	uxtb	r3, r3
 8006274:	f063 030f 	orn	r3, r3, #15
 8006278:	b2da      	uxtb	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	611a      	str	r2, [r3, #16]
}
 8006280:	e011      	b.n	80062a6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006286:	2b01      	cmp	r3, #1
 8006288:	d10d      	bne.n	80062a6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628e:	b29b      	uxth	r3, r3
 8006290:	11db      	asrs	r3, r3, #7
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f003 0306 	and.w	r3, r3, #6
 8006298:	b2db      	uxtb	r3, r3
 800629a:	f063 030e 	orn	r3, r3, #14
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	611a      	str	r2, [r3, #16]
}
 80062a6:	bf00      	nop
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr

080062b2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80062b2:	b480      	push	{r7}
 80062b4:	b083      	sub	sp, #12
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d004      	beq.n	80062d8 <I2C_Master_ADD10+0x26>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d108      	bne.n	80062ea <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00c      	beq.n	80062fa <I2C_Master_ADD10+0x48>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d007      	beq.n	80062fa <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062f8:	605a      	str	r2, [r3, #4]
  }
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006306:	b480      	push	{r7}
 8006308:	b091      	sub	sp, #68	@ 0x44
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006314:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006322:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b22      	cmp	r3, #34	@ 0x22
 800632e:	f040 8169 	bne.w	8006604 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10f      	bne.n	800635a <I2C_Master_ADDR+0x54>
 800633a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800633e:	2b40      	cmp	r3, #64	@ 0x40
 8006340:	d10b      	bne.n	800635a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006342:	2300      	movs	r3, #0
 8006344:	633b      	str	r3, [r7, #48]	@ 0x30
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	695b      	ldr	r3, [r3, #20]
 800634c:	633b      	str	r3, [r7, #48]	@ 0x30
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	633b      	str	r3, [r7, #48]	@ 0x30
 8006356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006358:	e160      	b.n	800661c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800635e:	2b00      	cmp	r3, #0
 8006360:	d11d      	bne.n	800639e <I2C_Master_ADDR+0x98>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800636a:	d118      	bne.n	800639e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636c:	2300      	movs	r3, #0
 800636e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006390:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006396:	1c5a      	adds	r2, r3, #1
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	651a      	str	r2, [r3, #80]	@ 0x50
 800639c:	e13e      	b.n	800661c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d113      	bne.n	80063d0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063a8:	2300      	movs	r3, #0
 80063aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	695b      	ldr	r3, [r3, #20]
 80063b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	e115      	b.n	80065fc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	f040 808a 	bne.w	80064f0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80063e2:	d137      	bne.n	8006454 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006402:	d113      	bne.n	800642c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006412:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006414:	2300      	movs	r3, #0
 8006416:	627b      	str	r3, [r7, #36]	@ 0x24
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	627b      	str	r3, [r7, #36]	@ 0x24
 8006428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642a:	e0e7      	b.n	80065fc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800642c:	2300      	movs	r3, #0
 800642e:	623b      	str	r3, [r7, #32]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	623b      	str	r3, [r7, #32]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	623b      	str	r3, [r7, #32]
 8006440:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006450:	601a      	str	r2, [r3, #0]
 8006452:	e0d3      	b.n	80065fc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006456:	2b08      	cmp	r3, #8
 8006458:	d02e      	beq.n	80064b8 <I2C_Master_ADDR+0x1b2>
 800645a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800645c:	2b20      	cmp	r3, #32
 800645e:	d02b      	beq.n	80064b8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006462:	2b12      	cmp	r3, #18
 8006464:	d102      	bne.n	800646c <I2C_Master_ADDR+0x166>
 8006466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006468:	2b01      	cmp	r3, #1
 800646a:	d125      	bne.n	80064b8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800646c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800646e:	2b04      	cmp	r3, #4
 8006470:	d00e      	beq.n	8006490 <I2C_Master_ADDR+0x18a>
 8006472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006474:	2b02      	cmp	r3, #2
 8006476:	d00b      	beq.n	8006490 <I2C_Master_ADDR+0x18a>
 8006478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647a:	2b10      	cmp	r3, #16
 800647c:	d008      	beq.n	8006490 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	e007      	b.n	80064a0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800649e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064a0:	2300      	movs	r3, #0
 80064a2:	61fb      	str	r3, [r7, #28]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	61fb      	str	r3, [r7, #28]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	61fb      	str	r3, [r7, #28]
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	e0a1      	b.n	80065fc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064c6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064c8:	2300      	movs	r3, #0
 80064ca:	61bb      	str	r3, [r7, #24]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	61bb      	str	r3, [r7, #24]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	61bb      	str	r3, [r7, #24]
 80064dc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	e085      	b.n	80065fc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d14d      	bne.n	8006596 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80064fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064fc:	2b04      	cmp	r3, #4
 80064fe:	d016      	beq.n	800652e <I2C_Master_ADDR+0x228>
 8006500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006502:	2b02      	cmp	r3, #2
 8006504:	d013      	beq.n	800652e <I2C_Master_ADDR+0x228>
 8006506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006508:	2b10      	cmp	r3, #16
 800650a:	d010      	beq.n	800652e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800651a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	e007      	b.n	800653e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800653c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800654c:	d117      	bne.n	800657e <I2C_Master_ADDR+0x278>
 800654e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006550:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006554:	d00b      	beq.n	800656e <I2C_Master_ADDR+0x268>
 8006556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006558:	2b01      	cmp	r3, #1
 800655a:	d008      	beq.n	800656e <I2C_Master_ADDR+0x268>
 800655c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800655e:	2b08      	cmp	r3, #8
 8006560:	d005      	beq.n	800656e <I2C_Master_ADDR+0x268>
 8006562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006564:	2b10      	cmp	r3, #16
 8006566:	d002      	beq.n	800656e <I2C_Master_ADDR+0x268>
 8006568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656a:	2b20      	cmp	r3, #32
 800656c:	d107      	bne.n	800657e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685a      	ldr	r2, [r3, #4]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800657c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800657e:	2300      	movs	r3, #0
 8006580:	617b      	str	r3, [r7, #20]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	617b      	str	r3, [r7, #20]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	617b      	str	r3, [r7, #20]
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	e032      	b.n	80065fc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80065a4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b4:	d117      	bne.n	80065e6 <I2C_Master_ADDR+0x2e0>
 80065b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80065bc:	d00b      	beq.n	80065d6 <I2C_Master_ADDR+0x2d0>
 80065be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d008      	beq.n	80065d6 <I2C_Master_ADDR+0x2d0>
 80065c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c6:	2b08      	cmp	r3, #8
 80065c8:	d005      	beq.n	80065d6 <I2C_Master_ADDR+0x2d0>
 80065ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065cc:	2b10      	cmp	r3, #16
 80065ce:	d002      	beq.n	80065d6 <I2C_Master_ADDR+0x2d0>
 80065d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d2:	2b20      	cmp	r3, #32
 80065d4:	d107      	bne.n	80065e6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80065e4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e6:	2300      	movs	r3, #0
 80065e8:	613b      	str	r3, [r7, #16]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	613b      	str	r3, [r7, #16]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	613b      	str	r3, [r7, #16]
 80065fa:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006602:	e00b      	b.n	800661c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006604:	2300      	movs	r3, #0
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	60fb      	str	r3, [r7, #12]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	60fb      	str	r3, [r7, #12]
 8006618:	68fb      	ldr	r3, [r7, #12]
}
 800661a:	e7ff      	b.n	800661c <I2C_Master_ADDR+0x316>
 800661c:	bf00      	nop
 800661e:	3744      	adds	r7, #68	@ 0x44
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006636:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d02b      	beq.n	800669a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006646:	781a      	ldrb	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006652:	1c5a      	adds	r2, r3, #1
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800666a:	b29b      	uxth	r3, r3
 800666c:	2b00      	cmp	r3, #0
 800666e:	d114      	bne.n	800669a <I2C_SlaveTransmit_TXE+0x72>
 8006670:	7bfb      	ldrb	r3, [r7, #15]
 8006672:	2b29      	cmp	r3, #41	@ 0x29
 8006674:	d111      	bne.n	800669a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685a      	ldr	r2, [r3, #4]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006684:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2221      	movs	r2, #33	@ 0x21
 800668a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2228      	movs	r2, #40	@ 0x28
 8006690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f7ff f9d9 	bl	8005a4c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800669a:	bf00      	nop
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80066a2:	b480      	push	{r7}
 80066a4:	b083      	sub	sp, #12
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d011      	beq.n	80066d8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b8:	781a      	ldrb	r2, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c4:	1c5a      	adds	r2, r3, #1
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	3b01      	subs	r3, #1
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066f2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d02c      	beq.n	8006758 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	691a      	ldr	r2, [r3, #16]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006708:	b2d2      	uxtb	r2, r2
 800670a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800671a:	b29b      	uxth	r3, r3
 800671c:	3b01      	subs	r3, #1
 800671e:	b29a      	uxth	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d114      	bne.n	8006758 <I2C_SlaveReceive_RXNE+0x74>
 800672e:	7bfb      	ldrb	r3, [r7, #15]
 8006730:	2b2a      	cmp	r3, #42	@ 0x2a
 8006732:	d111      	bne.n	8006758 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006742:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2222      	movs	r2, #34	@ 0x22
 8006748:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2228      	movs	r2, #40	@ 0x28
 800674e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff f984 	bl	8005a60 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006758:	bf00      	nop
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800676c:	b29b      	uxth	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d012      	beq.n	8006798 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	691a      	ldr	r2, [r3, #16]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800677c:	b2d2      	uxtb	r2, r2
 800677e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	1c5a      	adds	r2, r3, #1
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80067ae:	2300      	movs	r3, #0
 80067b0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80067be:	2b28      	cmp	r3, #40	@ 0x28
 80067c0:	d127      	bne.n	8006812 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067d0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	089b      	lsrs	r3, r3, #2
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80067de:	2301      	movs	r3, #1
 80067e0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	09db      	lsrs	r3, r3, #7
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d103      	bne.n	80067f6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	81bb      	strh	r3, [r7, #12]
 80067f4:	e002      	b.n	80067fc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006804:	89ba      	ldrh	r2, [r7, #12]
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	4619      	mov	r1, r3
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7ff f932 	bl	8005a74 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006810:	e00e      	b.n	8006830 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006812:	2300      	movs	r3, #0
 8006814:	60bb      	str	r3, [r7, #8]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	695b      	ldr	r3, [r3, #20]
 800681c:	60bb      	str	r3, [r7, #8]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	60bb      	str	r3, [r7, #8]
 8006826:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006830:	bf00      	nop
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006846:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006856:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006858:	2300      	movs	r3, #0
 800685a:	60bb      	str	r3, [r7, #8]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	60bb      	str	r3, [r7, #8]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f042 0201 	orr.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006884:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006894:	d172      	bne.n	800697c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006896:	7bfb      	ldrb	r3, [r7, #15]
 8006898:	2b22      	cmp	r3, #34	@ 0x22
 800689a:	d002      	beq.n	80068a2 <I2C_Slave_STOPF+0x6a>
 800689c:	7bfb      	ldrb	r3, [r7, #15]
 800689e:	2b2a      	cmp	r3, #42	@ 0x2a
 80068a0:	d135      	bne.n	800690e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d005      	beq.n	80068c6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068be:	f043 0204 	orr.w	r2, r3, #4
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068da:	4618      	mov	r0, r3
 80068dc:	f7fd fdb0 	bl	8004440 <HAL_DMA_GetState>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d049      	beq.n	800697a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ea:	4a69      	ldr	r2, [pc, #420]	@ (8006a90 <I2C_Slave_STOPF+0x258>)
 80068ec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7fd fbf8 	bl	80040e8 <HAL_DMA_Abort_IT>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d03d      	beq.n	800697a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006908:	4610      	mov	r0, r2
 800690a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800690c:	e035      	b.n	800697a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	b29a      	uxth	r2, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006920:	b29b      	uxth	r3, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d005      	beq.n	8006932 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692a:	f043 0204 	orr.w	r2, r3, #4
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006940:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006946:	4618      	mov	r0, r3
 8006948:	f7fd fd7a 	bl	8004440 <HAL_DMA_GetState>
 800694c:	4603      	mov	r3, r0
 800694e:	2b01      	cmp	r3, #1
 8006950:	d014      	beq.n	800697c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006956:	4a4e      	ldr	r2, [pc, #312]	@ (8006a90 <I2C_Slave_STOPF+0x258>)
 8006958:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800695e:	4618      	mov	r0, r3
 8006960:	f7fd fbc2 	bl	80040e8 <HAL_DMA_Abort_IT>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d008      	beq.n	800697c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800696e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006974:	4610      	mov	r0, r2
 8006976:	4798      	blx	r3
 8006978:	e000      	b.n	800697c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800697a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d03e      	beq.n	8006a04 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	695b      	ldr	r3, [r3, #20]
 800698c:	f003 0304 	and.w	r3, r3, #4
 8006990:	2b04      	cmp	r3, #4
 8006992:	d112      	bne.n	80069ba <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	691a      	ldr	r2, [r3, #16]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699e:	b2d2      	uxtb	r2, r2
 80069a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a6:	1c5a      	adds	r2, r3, #1
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c4:	2b40      	cmp	r3, #64	@ 0x40
 80069c6:	d112      	bne.n	80069ee <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	691a      	ldr	r2, [r3, #16]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069da:	1c5a      	adds	r2, r3, #1
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	3b01      	subs	r3, #1
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d005      	beq.n	8006a04 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	f043 0204 	orr.w	r2, r3, #4
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d003      	beq.n	8006a14 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 f8b7 	bl	8006b80 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006a12:	e039      	b.n	8006a88 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a14:	7bfb      	ldrb	r3, [r7, #15]
 8006a16:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a18:	d109      	bne.n	8006a2e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2228      	movs	r2, #40	@ 0x28
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7ff f819 	bl	8005a60 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b28      	cmp	r3, #40	@ 0x28
 8006a38:	d111      	bne.n	8006a5e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a15      	ldr	r2, [pc, #84]	@ (8006a94 <I2C_Slave_STOPF+0x25c>)
 8006a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f7ff f81a 	bl	8005a90 <HAL_I2C_ListenCpltCallback>
}
 8006a5c:	e014      	b.n	8006a88 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a62:	2b22      	cmp	r3, #34	@ 0x22
 8006a64:	d002      	beq.n	8006a6c <I2C_Slave_STOPF+0x234>
 8006a66:	7bfb      	ldrb	r3, [r7, #15]
 8006a68:	2b22      	cmp	r3, #34	@ 0x22
 8006a6a:	d10d      	bne.n	8006a88 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2220      	movs	r2, #32
 8006a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f7fe ffec 	bl	8005a60 <HAL_I2C_SlaveRxCpltCallback>
}
 8006a88:	bf00      	nop
 8006a8a:	3710      	adds	r7, #16
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}
 8006a90:	0800748d 	.word	0x0800748d
 8006a94:	ffff0000 	.word	0xffff0000

08006a98 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aac:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2b08      	cmp	r3, #8
 8006ab2:	d002      	beq.n	8006aba <I2C_Slave_AF+0x22>
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	d129      	bne.n	8006b0e <I2C_Slave_AF+0x76>
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
 8006abc:	2b28      	cmp	r3, #40	@ 0x28
 8006abe:	d126      	bne.n	8006b0e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a2e      	ldr	r2, [pc, #184]	@ (8006b7c <I2C_Slave_AF+0xe4>)
 8006ac4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006ad4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ade:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aee:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7fe ffc2 	bl	8005a90 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006b0c:	e031      	b.n	8006b72 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006b0e:	7bfb      	ldrb	r3, [r7, #15]
 8006b10:	2b21      	cmp	r3, #33	@ 0x21
 8006b12:	d129      	bne.n	8006b68 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a19      	ldr	r2, [pc, #100]	@ (8006b7c <I2C_Slave_AF+0xe4>)
 8006b18:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2221      	movs	r2, #33	@ 0x21
 8006b1e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2220      	movs	r2, #32
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006b3e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b48:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b58:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f7fe f874 	bl	8004c48 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f7fe ff73 	bl	8005a4c <HAL_I2C_SlaveTxCpltCallback>
}
 8006b66:	e004      	b.n	8006b72 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b70:	615a      	str	r2, [r3, #20]
}
 8006b72:	bf00      	nop
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	ffff0000 	.word	0xffff0000

08006b80 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b8e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b96:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006b98:	7bbb      	ldrb	r3, [r7, #14]
 8006b9a:	2b10      	cmp	r3, #16
 8006b9c:	d002      	beq.n	8006ba4 <I2C_ITError+0x24>
 8006b9e:	7bbb      	ldrb	r3, [r7, #14]
 8006ba0:	2b40      	cmp	r3, #64	@ 0x40
 8006ba2:	d10a      	bne.n	8006bba <I2C_ITError+0x3a>
 8006ba4:	7bfb      	ldrb	r3, [r7, #15]
 8006ba6:	2b22      	cmp	r3, #34	@ 0x22
 8006ba8:	d107      	bne.n	8006bba <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bb8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006bba:	7bfb      	ldrb	r3, [r7, #15]
 8006bbc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006bc0:	2b28      	cmp	r3, #40	@ 0x28
 8006bc2:	d107      	bne.n	8006bd4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2228      	movs	r2, #40	@ 0x28
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006bd2:	e015      	b.n	8006c00 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006be2:	d00a      	beq.n	8006bfa <I2C_ITError+0x7a>
 8006be4:	7bfb      	ldrb	r3, [r7, #15]
 8006be6:	2b60      	cmp	r3, #96	@ 0x60
 8006be8:	d007      	beq.n	8006bfa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2220      	movs	r2, #32
 8006bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c0e:	d162      	bne.n	8006cd6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c1e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d020      	beq.n	8006c70 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c32:	4a6a      	ldr	r2, [pc, #424]	@ (8006ddc <I2C_ITError+0x25c>)
 8006c34:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fd fa54 	bl	80040e8 <HAL_DMA_Abort_IT>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 8089 	beq.w	8006d5a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006c6a:	4610      	mov	r0, r2
 8006c6c:	4798      	blx	r3
 8006c6e:	e074      	b.n	8006d5a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c74:	4a59      	ldr	r2, [pc, #356]	@ (8006ddc <I2C_ITError+0x25c>)
 8006c76:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7fd fa33 	bl	80040e8 <HAL_DMA_Abort_IT>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d068      	beq.n	8006d5a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c92:	2b40      	cmp	r3, #64	@ 0x40
 8006c94:	d10b      	bne.n	8006cae <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	691a      	ldr	r2, [r3, #16]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca0:	b2d2      	uxtb	r2, r2
 8006ca2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f022 0201 	bic.w	r2, r2, #1
 8006cbc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	4798      	blx	r3
 8006cd4:	e041      	b.n	8006d5a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b60      	cmp	r3, #96	@ 0x60
 8006ce0:	d125      	bne.n	8006d2e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cfa:	2b40      	cmp	r3, #64	@ 0x40
 8006cfc:	d10b      	bne.n	8006d16 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d08:	b2d2      	uxtb	r2, r2
 8006d0a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d10:	1c5a      	adds	r2, r3, #1
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0201 	bic.w	r2, r2, #1
 8006d24:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f7fe fed0 	bl	8005acc <HAL_I2C_AbortCpltCallback>
 8006d2c:	e015      	b.n	8006d5a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d38:	2b40      	cmp	r3, #64	@ 0x40
 8006d3a:	d10b      	bne.n	8006d54 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	691a      	ldr	r2, [r3, #16]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d46:	b2d2      	uxtb	r2, r2
 8006d48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d4e:	1c5a      	adds	r2, r3, #1
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f7fe feaf 	bl	8005ab8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10e      	bne.n	8006d88 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d109      	bne.n	8006d88 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d104      	bne.n	8006d88 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d007      	beq.n	8006d98 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	685a      	ldr	r2, [r3, #4]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006d96:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d9e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da4:	f003 0304 	and.w	r3, r3, #4
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	d113      	bne.n	8006dd4 <I2C_ITError+0x254>
 8006dac:	7bfb      	ldrb	r3, [r7, #15]
 8006dae:	2b28      	cmp	r3, #40	@ 0x28
 8006db0:	d110      	bne.n	8006dd4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a0a      	ldr	r2, [pc, #40]	@ (8006de0 <I2C_ITError+0x260>)
 8006db6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2220      	movs	r2, #32
 8006dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f7fe fe5e 	bl	8005a90 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006dd4:	bf00      	nop
 8006dd6:	3710      	adds	r7, #16
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	0800748d 	.word	0x0800748d
 8006de0:	ffff0000 	.word	0xffff0000

08006de4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b088      	sub	sp, #32
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	607a      	str	r2, [r7, #4]
 8006dee:	603b      	str	r3, [r7, #0]
 8006df0:	460b      	mov	r3, r1
 8006df2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	d006      	beq.n	8006e0e <I2C_MasterRequestWrite+0x2a>
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d003      	beq.n	8006e0e <I2C_MasterRequestWrite+0x2a>
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e0c:	d108      	bne.n	8006e20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	e00b      	b.n	8006e38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e24:	2b12      	cmp	r3, #18
 8006e26:	d107      	bne.n	8006e38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 fbc9 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00d      	beq.n	8006e6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e5e:	d103      	bne.n	8006e68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e68:	2303      	movs	r3, #3
 8006e6a:	e035      	b.n	8006ed8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e74:	d108      	bne.n	8006e88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e76:	897b      	ldrh	r3, [r7, #10]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006e84:	611a      	str	r2, [r3, #16]
 8006e86:	e01b      	b.n	8006ec0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e88:	897b      	ldrh	r3, [r7, #10]
 8006e8a:	11db      	asrs	r3, r3, #7
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	f003 0306 	and.w	r3, r3, #6
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	f063 030f 	orn	r3, r3, #15
 8006e98:	b2da      	uxtb	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	490e      	ldr	r1, [pc, #56]	@ (8006ee0 <I2C_MasterRequestWrite+0xfc>)
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f000 fc12 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d001      	beq.n	8006eb6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e010      	b.n	8006ed8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006eb6:	897b      	ldrh	r3, [r7, #10]
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	4907      	ldr	r1, [pc, #28]	@ (8006ee4 <I2C_MasterRequestWrite+0x100>)
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f000 fc02 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d001      	beq.n	8006ed6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e000      	b.n	8006ed8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3718      	adds	r7, #24
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	00010008 	.word	0x00010008
 8006ee4:	00010002 	.word	0x00010002

08006ee8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b088      	sub	sp, #32
 8006eec:	af02      	add	r7, sp, #8
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	607a      	str	r2, [r7, #4]
 8006ef2:	603b      	str	r3, [r7, #0]
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f0c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	2b08      	cmp	r3, #8
 8006f12:	d006      	beq.n	8006f22 <I2C_MasterRequestRead+0x3a>
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d003      	beq.n	8006f22 <I2C_MasterRequestRead+0x3a>
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006f20:	d108      	bne.n	8006f34 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	e00b      	b.n	8006f4c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f38:	2b11      	cmp	r3, #17
 8006f3a:	d107      	bne.n	8006f4c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f58:	68f8      	ldr	r0, [r7, #12]
 8006f5a:	f000 fb3f 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00d      	beq.n	8006f80 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f72:	d103      	bne.n	8006f7c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f7a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e079      	b.n	8007074 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f88:	d108      	bne.n	8006f9c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006f8a:	897b      	ldrh	r3, [r7, #10]
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	f043 0301 	orr.w	r3, r3, #1
 8006f92:	b2da      	uxtb	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	611a      	str	r2, [r3, #16]
 8006f9a:	e05f      	b.n	800705c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006f9c:	897b      	ldrh	r3, [r7, #10]
 8006f9e:	11db      	asrs	r3, r3, #7
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	f003 0306 	and.w	r3, r3, #6
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	f063 030f 	orn	r3, r3, #15
 8006fac:	b2da      	uxtb	r2, r3
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	4930      	ldr	r1, [pc, #192]	@ (800707c <I2C_MasterRequestRead+0x194>)
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f000 fb88 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e054      	b.n	8007074 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006fca:	897b      	ldrh	r3, [r7, #10]
 8006fcc:	b2da      	uxtb	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	4929      	ldr	r1, [pc, #164]	@ (8007080 <I2C_MasterRequestRead+0x198>)
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f000 fb78 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e044      	b.n	8007074 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fea:	2300      	movs	r3, #0
 8006fec:	613b      	str	r3, [r7, #16]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	613b      	str	r3, [r7, #16]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	613b      	str	r3, [r7, #16]
 8006ffe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800700e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 fadd 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d00d      	beq.n	8007044 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007036:	d103      	bne.n	8007040 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800703e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8007040:	2303      	movs	r3, #3
 8007042:	e017      	b.n	8007074 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007044:	897b      	ldrh	r3, [r7, #10]
 8007046:	11db      	asrs	r3, r3, #7
 8007048:	b2db      	uxtb	r3, r3
 800704a:	f003 0306 	and.w	r3, r3, #6
 800704e:	b2db      	uxtb	r3, r3
 8007050:	f063 030e 	orn	r3, r3, #14
 8007054:	b2da      	uxtb	r2, r3
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	4907      	ldr	r1, [pc, #28]	@ (8007080 <I2C_MasterRequestRead+0x198>)
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fb34 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e000      	b.n	8007074 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	3718      	adds	r7, #24
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}
 800707c:	00010008 	.word	0x00010008
 8007080:	00010002 	.word	0x00010002

08007084 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b088      	sub	sp, #32
 8007088:	af02      	add	r7, sp, #8
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	4608      	mov	r0, r1
 800708e:	4611      	mov	r1, r2
 8007090:	461a      	mov	r2, r3
 8007092:	4603      	mov	r3, r0
 8007094:	817b      	strh	r3, [r7, #10]
 8007096:	460b      	mov	r3, r1
 8007098:	813b      	strh	r3, [r7, #8]
 800709a:	4613      	mov	r3, r2
 800709c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80070ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	6a3b      	ldr	r3, [r7, #32]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f000 fa86 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00d      	beq.n	80070f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070e4:	d103      	bne.n	80070ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e0aa      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80070f2:	897b      	ldrh	r3, [r7, #10]
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	461a      	mov	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007100:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	6a3a      	ldr	r2, [r7, #32]
 8007106:	4952      	ldr	r1, [pc, #328]	@ (8007250 <I2C_RequestMemoryRead+0x1cc>)
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f000 fae1 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e097      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007118:	2300      	movs	r3, #0
 800711a:	617b      	str	r3, [r7, #20]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	695b      	ldr	r3, [r3, #20]
 8007122:	617b      	str	r3, [r7, #20]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	617b      	str	r3, [r7, #20]
 800712c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800712e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007130:	6a39      	ldr	r1, [r7, #32]
 8007132:	68f8      	ldr	r0, [r7, #12]
 8007134:	f000 fb6c 	bl	8007810 <I2C_WaitOnTXEFlagUntilTimeout>
 8007138:	4603      	mov	r3, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00d      	beq.n	800715a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007142:	2b04      	cmp	r3, #4
 8007144:	d107      	bne.n	8007156 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007154:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e076      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800715a:	88fb      	ldrh	r3, [r7, #6]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d105      	bne.n	800716c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007160:	893b      	ldrh	r3, [r7, #8]
 8007162:	b2da      	uxtb	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	611a      	str	r2, [r3, #16]
 800716a:	e021      	b.n	80071b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800716c:	893b      	ldrh	r3, [r7, #8]
 800716e:	0a1b      	lsrs	r3, r3, #8
 8007170:	b29b      	uxth	r3, r3
 8007172:	b2da      	uxtb	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800717a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800717c:	6a39      	ldr	r1, [r7, #32]
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f000 fb46 	bl	8007810 <I2C_WaitOnTXEFlagUntilTimeout>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00d      	beq.n	80071a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718e:	2b04      	cmp	r3, #4
 8007190:	d107      	bne.n	80071a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e050      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071a6:	893b      	ldrh	r3, [r7, #8]
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071b2:	6a39      	ldr	r1, [r7, #32]
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f000 fb2b 	bl	8007810 <I2C_WaitOnTXEFlagUntilTimeout>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00d      	beq.n	80071dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c4:	2b04      	cmp	r3, #4
 80071c6:	d107      	bne.n	80071d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e035      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80071ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	6a3b      	ldr	r3, [r7, #32]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 f9ef 	bl	80075dc <I2C_WaitOnFlagUntilTimeout>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00d      	beq.n	8007220 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800720e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007212:	d103      	bne.n	800721c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800721a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e013      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007220:	897b      	ldrh	r3, [r7, #10]
 8007222:	b2db      	uxtb	r3, r3
 8007224:	f043 0301 	orr.w	r3, r3, #1
 8007228:	b2da      	uxtb	r2, r3
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007232:	6a3a      	ldr	r2, [r7, #32]
 8007234:	4906      	ldr	r1, [pc, #24]	@ (8007250 <I2C_RequestMemoryRead+0x1cc>)
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f000 fa4a 	bl	80076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e000      	b.n	8007248 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3718      	adds	r7, #24
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	00010002 	.word	0x00010002

08007254 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007260:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007268:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007270:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007276:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007286:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800728c:	2b00      	cmp	r3, #0
 800728e:	d003      	beq.n	8007298 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007294:	2200      	movs	r2, #0
 8007296:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729c:	2b00      	cmp	r3, #0
 800729e:	d003      	beq.n	80072a8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a4:	2200      	movs	r2, #0
 80072a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80072a8:	7cfb      	ldrb	r3, [r7, #19]
 80072aa:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80072ae:	2b21      	cmp	r3, #33	@ 0x21
 80072b0:	d007      	beq.n	80072c2 <I2C_DMAXferCplt+0x6e>
 80072b2:	7cfb      	ldrb	r3, [r7, #19]
 80072b4:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80072b8:	2b22      	cmp	r3, #34	@ 0x22
 80072ba:	d131      	bne.n	8007320 <I2C_DMAXferCplt+0xcc>
 80072bc:	7cbb      	ldrb	r3, [r7, #18]
 80072be:	2b20      	cmp	r3, #32
 80072c0:	d12e      	bne.n	8007320 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	685a      	ldr	r2, [r3, #4]
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072d0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	2200      	movs	r2, #0
 80072d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80072d8:	7cfb      	ldrb	r3, [r7, #19]
 80072da:	2b29      	cmp	r3, #41	@ 0x29
 80072dc:	d10a      	bne.n	80072f4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	2221      	movs	r2, #33	@ 0x21
 80072e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	2228      	movs	r2, #40	@ 0x28
 80072e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80072ec:	6978      	ldr	r0, [r7, #20]
 80072ee:	f7fe fbad 	bl	8005a4c <HAL_I2C_SlaveTxCpltCallback>
 80072f2:	e00c      	b.n	800730e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80072f4:	7cfb      	ldrb	r3, [r7, #19]
 80072f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80072f8:	d109      	bne.n	800730e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2222      	movs	r2, #34	@ 0x22
 80072fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	2228      	movs	r2, #40	@ 0x28
 8007304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007308:	6978      	ldr	r0, [r7, #20]
 800730a:	f7fe fba9 	bl	8005a60 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800731c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800731e:	e074      	b.n	800740a <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b00      	cmp	r3, #0
 800732a:	d06e      	beq.n	800740a <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007330:	b29b      	uxth	r3, r3
 8007332:	2b01      	cmp	r3, #1
 8007334:	d107      	bne.n	8007346 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007344:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007354:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800735c:	d009      	beq.n	8007372 <I2C_DMAXferCplt+0x11e>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2b08      	cmp	r3, #8
 8007362:	d006      	beq.n	8007372 <I2C_DMAXferCplt+0x11e>
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800736a:	d002      	beq.n	8007372 <I2C_DMAXferCplt+0x11e>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2b20      	cmp	r3, #32
 8007370:	d107      	bne.n	8007382 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007380:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007390:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073a0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2200      	movs	r2, #0
 80073a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80073b0:	6978      	ldr	r0, [r7, #20]
 80073b2:	f7fe fb81 	bl	8005ab8 <HAL_I2C_ErrorCallback>
}
 80073b6:	e028      	b.n	800740a <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	2220      	movs	r2, #32
 80073bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	2b40      	cmp	r3, #64	@ 0x40
 80073ca:	d10a      	bne.n	80073e2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	2200      	movs	r2, #0
 80073d8:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80073da:	6978      	ldr	r0, [r7, #20]
 80073dc:	f7fc fa2c 	bl	8003838 <HAL_I2C_MemRxCpltCallback>
}
 80073e0:	e013      	b.n	800740a <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2b08      	cmp	r3, #8
 80073ee:	d002      	beq.n	80073f6 <I2C_DMAXferCplt+0x1a2>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2b20      	cmp	r3, #32
 80073f4:	d103      	bne.n	80073fe <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2200      	movs	r2, #0
 80073fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80073fc:	e002      	b.n	8007404 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	2212      	movs	r2, #18
 8007402:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007404:	6978      	ldr	r0, [r7, #20]
 8007406:	f7fe fb17 	bl	8005a38 <HAL_I2C_MasterRxCpltCallback>
}
 800740a:	bf00      	nop
 800740c:	3718      	adds	r7, #24
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}

08007412 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007412:	b580      	push	{r7, lr}
 8007414:	b084      	sub	sp, #16
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800741e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007424:	2b00      	cmp	r3, #0
 8007426:	d003      	beq.n	8007430 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800742c:	2200      	movs	r2, #0
 800742e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007434:	2b00      	cmp	r3, #0
 8007436:	d003      	beq.n	8007440 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800743c:	2200      	movs	r2, #0
 800743e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7fd f80b 	bl	800445c <HAL_DMA_GetError>
 8007446:	4603      	mov	r3, r0
 8007448:	2b02      	cmp	r3, #2
 800744a:	d01b      	beq.n	8007484 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800745a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2220      	movs	r2, #32
 8007466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007476:	f043 0210 	orr.w	r2, r3, #16
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f7fe fb1a 	bl	8005ab8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007484:	bf00      	nop
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b086      	sub	sp, #24
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074a4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80074a6:	4b4b      	ldr	r3, [pc, #300]	@ (80075d4 <I2C_DMAAbort+0x148>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	08db      	lsrs	r3, r3, #3
 80074ac:	4a4a      	ldr	r2, [pc, #296]	@ (80075d8 <I2C_DMAAbort+0x14c>)
 80074ae:	fba2 2303 	umull	r2, r3, r2, r3
 80074b2:	0a1a      	lsrs	r2, r3, #8
 80074b4:	4613      	mov	r3, r2
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4413      	add	r3, r2
 80074ba:	00da      	lsls	r2, r3, #3
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d106      	bne.n	80074d4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ca:	f043 0220 	orr.w	r2, r3, #32
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80074d2:	e00a      	b.n	80074ea <I2C_DMAAbort+0x5e>
    }
    count--;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074e8:	d0ea      	beq.n	80074c0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d003      	beq.n	80074fa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074f6:	2200      	movs	r2, #0
 80074f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007506:	2200      	movs	r2, #0
 8007508:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007518:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2200      	movs	r2, #0
 800751e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007524:	2b00      	cmp	r3, #0
 8007526:	d003      	beq.n	8007530 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800752c:	2200      	movs	r2, #0
 800752e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800753c:	2200      	movs	r2, #0
 800753e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f022 0201 	bic.w	r2, r2, #1
 800754e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007556:	b2db      	uxtb	r3, r3
 8007558:	2b60      	cmp	r3, #96	@ 0x60
 800755a:	d10e      	bne.n	800757a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	2220      	movs	r2, #32
 8007560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	2200      	movs	r2, #0
 8007570:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007572:	6978      	ldr	r0, [r7, #20]
 8007574:	f7fe faaa 	bl	8005acc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007578:	e027      	b.n	80075ca <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800757a:	7cfb      	ldrb	r3, [r7, #19]
 800757c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007580:	2b28      	cmp	r3, #40	@ 0x28
 8007582:	d117      	bne.n	80075b4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f042 0201 	orr.w	r2, r2, #1
 8007592:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80075a2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	2200      	movs	r2, #0
 80075a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2228      	movs	r2, #40	@ 0x28
 80075ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80075b2:	e007      	b.n	80075c4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	2220      	movs	r2, #32
 80075b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	2200      	movs	r2, #0
 80075c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80075c4:	6978      	ldr	r0, [r7, #20]
 80075c6:	f7fe fa77 	bl	8005ab8 <HAL_I2C_ErrorCallback>
}
 80075ca:	bf00      	nop
 80075cc:	3718      	adds	r7, #24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	20000008 	.word	0x20000008
 80075d8:	14f8b589 	.word	0x14f8b589

080075dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	603b      	str	r3, [r7, #0]
 80075e8:	4613      	mov	r3, r2
 80075ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075ec:	e048      	b.n	8007680 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075f4:	d044      	beq.n	8007680 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075f6:	f7fc fae3 	bl	8003bc0 <HAL_GetTick>
 80075fa:	4602      	mov	r2, r0
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	683a      	ldr	r2, [r7, #0]
 8007602:	429a      	cmp	r2, r3
 8007604:	d302      	bcc.n	800760c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d139      	bne.n	8007680 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	0c1b      	lsrs	r3, r3, #16
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b01      	cmp	r3, #1
 8007614:	d10d      	bne.n	8007632 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	695b      	ldr	r3, [r3, #20]
 800761c:	43da      	mvns	r2, r3
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	4013      	ands	r3, r2
 8007622:	b29b      	uxth	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	bf0c      	ite	eq
 8007628:	2301      	moveq	r3, #1
 800762a:	2300      	movne	r3, #0
 800762c:	b2db      	uxtb	r3, r3
 800762e:	461a      	mov	r2, r3
 8007630:	e00c      	b.n	800764c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	43da      	mvns	r2, r3
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	4013      	ands	r3, r2
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	bf0c      	ite	eq
 8007644:	2301      	moveq	r3, #1
 8007646:	2300      	movne	r3, #0
 8007648:	b2db      	uxtb	r3, r3
 800764a:	461a      	mov	r2, r3
 800764c:	79fb      	ldrb	r3, [r7, #7]
 800764e:	429a      	cmp	r2, r3
 8007650:	d116      	bne.n	8007680 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2220      	movs	r2, #32
 800765c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766c:	f043 0220 	orr.w	r2, r3, #32
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e023      	b.n	80076c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	0c1b      	lsrs	r3, r3, #16
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b01      	cmp	r3, #1
 8007688:	d10d      	bne.n	80076a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	695b      	ldr	r3, [r3, #20]
 8007690:	43da      	mvns	r2, r3
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	4013      	ands	r3, r2
 8007696:	b29b      	uxth	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	bf0c      	ite	eq
 800769c:	2301      	moveq	r3, #1
 800769e:	2300      	movne	r3, #0
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	461a      	mov	r2, r3
 80076a4:	e00c      	b.n	80076c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	43da      	mvns	r2, r3
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	4013      	ands	r3, r2
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bf0c      	ite	eq
 80076b8:	2301      	moveq	r3, #1
 80076ba:	2300      	movne	r3, #0
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	461a      	mov	r2, r3
 80076c0:	79fb      	ldrb	r3, [r7, #7]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d093      	beq.n	80075ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3710      	adds	r7, #16
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	607a      	str	r2, [r7, #4]
 80076dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80076de:	e071      	b.n	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	695b      	ldr	r3, [r3, #20]
 80076e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076ee:	d123      	bne.n	8007738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007708:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2220      	movs	r2, #32
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007724:	f043 0204 	orr.w	r2, r3, #4
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e067      	b.n	8007808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800773e:	d041      	beq.n	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007740:	f7fc fa3e 	bl	8003bc0 <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	429a      	cmp	r2, r3
 800774e:	d302      	bcc.n	8007756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d136      	bne.n	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	0c1b      	lsrs	r3, r3, #16
 800775a:	b2db      	uxtb	r3, r3
 800775c:	2b01      	cmp	r3, #1
 800775e:	d10c      	bne.n	800777a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	43da      	mvns	r2, r3
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	4013      	ands	r3, r2
 800776c:	b29b      	uxth	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	bf14      	ite	ne
 8007772:	2301      	movne	r3, #1
 8007774:	2300      	moveq	r3, #0
 8007776:	b2db      	uxtb	r3, r3
 8007778:	e00b      	b.n	8007792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	699b      	ldr	r3, [r3, #24]
 8007780:	43da      	mvns	r2, r3
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	4013      	ands	r3, r2
 8007786:	b29b      	uxth	r3, r3
 8007788:	2b00      	cmp	r3, #0
 800778a:	bf14      	ite	ne
 800778c:	2301      	movne	r3, #1
 800778e:	2300      	moveq	r3, #0
 8007790:	b2db      	uxtb	r3, r3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d016      	beq.n	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2220      	movs	r2, #32
 80077a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b0:	f043 0220 	orr.w	r2, r3, #32
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e021      	b.n	8007808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	0c1b      	lsrs	r3, r3, #16
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d10c      	bne.n	80077e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	695b      	ldr	r3, [r3, #20]
 80077d4:	43da      	mvns	r2, r3
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	4013      	ands	r3, r2
 80077da:	b29b      	uxth	r3, r3
 80077dc:	2b00      	cmp	r3, #0
 80077de:	bf14      	ite	ne
 80077e0:	2301      	movne	r3, #1
 80077e2:	2300      	moveq	r3, #0
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	e00b      	b.n	8007800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	43da      	mvns	r2, r3
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	4013      	ands	r3, r2
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	bf14      	ite	ne
 80077fa:	2301      	movne	r3, #1
 80077fc:	2300      	moveq	r3, #0
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	2b00      	cmp	r3, #0
 8007802:	f47f af6d 	bne.w	80076e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	60b9      	str	r1, [r7, #8]
 800781a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800781c:	e034      	b.n	8007888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f000 f915 	bl	8007a4e <I2C_IsAcknowledgeFailed>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d001      	beq.n	800782e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e034      	b.n	8007898 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007834:	d028      	beq.n	8007888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007836:	f7fc f9c3 	bl	8003bc0 <HAL_GetTick>
 800783a:	4602      	mov	r2, r0
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	68ba      	ldr	r2, [r7, #8]
 8007842:	429a      	cmp	r2, r3
 8007844:	d302      	bcc.n	800784c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d11d      	bne.n	8007888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007856:	2b80      	cmp	r3, #128	@ 0x80
 8007858:	d016      	beq.n	8007888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2200      	movs	r2, #0
 800785e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2220      	movs	r2, #32
 8007864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007874:	f043 0220 	orr.w	r2, r3, #32
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e007      	b.n	8007898 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007892:	2b80      	cmp	r3, #128	@ 0x80
 8007894:	d1c3      	bne.n	800781e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3710      	adds	r7, #16
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80078ac:	e034      	b.n	8007918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f000 f8cd 	bl	8007a4e <I2C_IsAcknowledgeFailed>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d001      	beq.n	80078be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e034      	b.n	8007928 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078c4:	d028      	beq.n	8007918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078c6:	f7fc f97b 	bl	8003bc0 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	68ba      	ldr	r2, [r7, #8]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d302      	bcc.n	80078dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d11d      	bne.n	8007918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	695b      	ldr	r3, [r3, #20]
 80078e2:	f003 0304 	and.w	r3, r3, #4
 80078e6:	2b04      	cmp	r3, #4
 80078e8:	d016      	beq.n	8007918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2220      	movs	r2, #32
 80078f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	f043 0220 	orr.w	r2, r3, #32
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e007      	b.n	8007928 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b04      	cmp	r3, #4
 8007924:	d1c3      	bne.n	80078ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800793c:	4b13      	ldr	r3, [pc, #76]	@ (800798c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	08db      	lsrs	r3, r3, #3
 8007942:	4a13      	ldr	r2, [pc, #76]	@ (8007990 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007944:	fba2 2303 	umull	r2, r3, r2, r3
 8007948:	0a1a      	lsrs	r2, r3, #8
 800794a:	4613      	mov	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	4413      	add	r3, r2
 8007950:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	3b01      	subs	r3, #1
 8007956:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d107      	bne.n	800796e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	f043 0220 	orr.w	r2, r3, #32
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e008      	b.n	8007980 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800797c:	d0e9      	beq.n	8007952 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3714      	adds	r7, #20
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	20000008 	.word	0x20000008
 8007990:	14f8b589 	.word	0x14f8b589

08007994 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80079a0:	e049      	b.n	8007a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	695b      	ldr	r3, [r3, #20]
 80079a8:	f003 0310 	and.w	r3, r3, #16
 80079ac:	2b10      	cmp	r3, #16
 80079ae:	d119      	bne.n	80079e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f06f 0210 	mvn.w	r2, #16
 80079b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2220      	movs	r2, #32
 80079c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e030      	b.n	8007a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079e4:	f7fc f8ec 	bl	8003bc0 <HAL_GetTick>
 80079e8:	4602      	mov	r2, r0
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	68ba      	ldr	r2, [r7, #8]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d302      	bcc.n	80079fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d11d      	bne.n	8007a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	695b      	ldr	r3, [r3, #20]
 8007a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a04:	2b40      	cmp	r3, #64	@ 0x40
 8007a06:	d016      	beq.n	8007a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2220      	movs	r2, #32
 8007a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a22:	f043 0220 	orr.w	r2, r3, #32
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e007      	b.n	8007a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	695b      	ldr	r3, [r3, #20]
 8007a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a40:	2b40      	cmp	r3, #64	@ 0x40
 8007a42:	d1ae      	bne.n	80079a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3710      	adds	r7, #16
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b083      	sub	sp, #12
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a64:	d11b      	bne.n	8007a9e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007a6e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a8a:	f043 0204 	orr.w	r2, r3, #4
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e000      	b.n	8007aa0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007abc:	d103      	bne.n	8007ac6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ac4:	e007      	b.n	8007ad6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aca:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007ace:	d102      	bne.n	8007ad6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2208      	movs	r2, #8
 8007ad4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007ad6:	bf00      	nop
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
	...

08007ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	e0cc      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007af8:	4b68      	ldr	r3, [pc, #416]	@ (8007c9c <HAL_RCC_ClockConfig+0x1b8>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 030f 	and.w	r3, r3, #15
 8007b00:	683a      	ldr	r2, [r7, #0]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d90c      	bls.n	8007b20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b06:	4b65      	ldr	r3, [pc, #404]	@ (8007c9c <HAL_RCC_ClockConfig+0x1b8>)
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	b2d2      	uxtb	r2, r2
 8007b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b0e:	4b63      	ldr	r3, [pc, #396]	@ (8007c9c <HAL_RCC_ClockConfig+0x1b8>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 030f 	and.w	r3, r3, #15
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d001      	beq.n	8007b20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e0b8      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d020      	beq.n	8007b6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0304 	and.w	r3, r3, #4
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d005      	beq.n	8007b44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b38:	4b59      	ldr	r3, [pc, #356]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	4a58      	ldr	r2, [pc, #352]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007b42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0308 	and.w	r3, r3, #8
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d005      	beq.n	8007b5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b50:	4b53      	ldr	r3, [pc, #332]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	4a52      	ldr	r2, [pc, #328]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007b5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b5c:	4b50      	ldr	r3, [pc, #320]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	494d      	ldr	r1, [pc, #308]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d044      	beq.n	8007c04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d107      	bne.n	8007b92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b82:	4b47      	ldr	r3, [pc, #284]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d119      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e07f      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d003      	beq.n	8007ba2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b9e:	2b03      	cmp	r3, #3
 8007ba0:	d107      	bne.n	8007bb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d109      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e06f      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bb2:	4b3b      	ldr	r3, [pc, #236]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f003 0302 	and.w	r3, r3, #2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d101      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e067      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bc2:	4b37      	ldr	r3, [pc, #220]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f023 0203 	bic.w	r2, r3, #3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	4934      	ldr	r1, [pc, #208]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bd4:	f7fb fff4 	bl	8003bc0 <HAL_GetTick>
 8007bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bda:	e00a      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bdc:	f7fb fff0 	bl	8003bc0 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e04f      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bf2:	4b2b      	ldr	r3, [pc, #172]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f003 020c 	and.w	r2, r3, #12
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d1eb      	bne.n	8007bdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c04:	4b25      	ldr	r3, [pc, #148]	@ (8007c9c <HAL_RCC_ClockConfig+0x1b8>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 030f 	and.w	r3, r3, #15
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d20c      	bcs.n	8007c2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c12:	4b22      	ldr	r3, [pc, #136]	@ (8007c9c <HAL_RCC_ClockConfig+0x1b8>)
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	b2d2      	uxtb	r2, r2
 8007c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c1a:	4b20      	ldr	r3, [pc, #128]	@ (8007c9c <HAL_RCC_ClockConfig+0x1b8>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f003 030f 	and.w	r3, r3, #15
 8007c22:	683a      	ldr	r2, [r7, #0]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d001      	beq.n	8007c2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e032      	b.n	8007c92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f003 0304 	and.w	r3, r3, #4
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d008      	beq.n	8007c4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c38:	4b19      	ldr	r3, [pc, #100]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	4916      	ldr	r1, [pc, #88]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c46:	4313      	orrs	r3, r2
 8007c48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0308 	and.w	r3, r3, #8
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d009      	beq.n	8007c6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c56:	4b12      	ldr	r3, [pc, #72]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	00db      	lsls	r3, r3, #3
 8007c64:	490e      	ldr	r1, [pc, #56]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c66:	4313      	orrs	r3, r2
 8007c68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007c6a:	f000 f855 	bl	8007d18 <HAL_RCC_GetSysClockFreq>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	4b0b      	ldr	r3, [pc, #44]	@ (8007ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	091b      	lsrs	r3, r3, #4
 8007c76:	f003 030f 	and.w	r3, r3, #15
 8007c7a:	490a      	ldr	r1, [pc, #40]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c7c:	5ccb      	ldrb	r3, [r1, r3]
 8007c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c82:	4a09      	ldr	r2, [pc, #36]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007c86:	4b09      	ldr	r3, [pc, #36]	@ (8007cac <HAL_RCC_ClockConfig+0x1c8>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7fb ff54 	bl	8003b38 <HAL_InitTick>

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	40023c00 	.word	0x40023c00
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	0800acb4 	.word	0x0800acb4
 8007ca8:	20000008 	.word	0x20000008
 8007cac:	20000010 	.word	0x20000010

08007cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007cb4:	4b03      	ldr	r3, [pc, #12]	@ (8007cc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	20000008 	.word	0x20000008

08007cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ccc:	f7ff fff0 	bl	8007cb0 <HAL_RCC_GetHCLKFreq>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	4b05      	ldr	r3, [pc, #20]	@ (8007ce8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	0a9b      	lsrs	r3, r3, #10
 8007cd8:	f003 0307 	and.w	r3, r3, #7
 8007cdc:	4903      	ldr	r1, [pc, #12]	@ (8007cec <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cde:	5ccb      	ldrb	r3, [r1, r3]
 8007ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	40023800 	.word	0x40023800
 8007cec:	0800acc4 	.word	0x0800acc4

08007cf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007cf4:	f7ff ffdc 	bl	8007cb0 <HAL_RCC_GetHCLKFreq>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	4b05      	ldr	r3, [pc, #20]	@ (8007d10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	0b5b      	lsrs	r3, r3, #13
 8007d00:	f003 0307 	and.w	r3, r3, #7
 8007d04:	4903      	ldr	r1, [pc, #12]	@ (8007d14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d06:	5ccb      	ldrb	r3, [r1, r3]
 8007d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	40023800 	.word	0x40023800
 8007d14:	0800acc4 	.word	0x0800acc4

08007d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d1c:	b0ae      	sub	sp, #184	@ 0xb8
 8007d1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d20:	2300      	movs	r3, #0
 8007d22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007d26:	2300      	movs	r3, #0
 8007d28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007d32:	2300      	movs	r3, #0
 8007d34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d3e:	4bcb      	ldr	r3, [pc, #812]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	f003 030c 	and.w	r3, r3, #12
 8007d46:	2b0c      	cmp	r3, #12
 8007d48:	f200 8206 	bhi.w	8008158 <HAL_RCC_GetSysClockFreq+0x440>
 8007d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d54 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d52:	bf00      	nop
 8007d54:	08007d89 	.word	0x08007d89
 8007d58:	08008159 	.word	0x08008159
 8007d5c:	08008159 	.word	0x08008159
 8007d60:	08008159 	.word	0x08008159
 8007d64:	08007d91 	.word	0x08007d91
 8007d68:	08008159 	.word	0x08008159
 8007d6c:	08008159 	.word	0x08008159
 8007d70:	08008159 	.word	0x08008159
 8007d74:	08007d99 	.word	0x08007d99
 8007d78:	08008159 	.word	0x08008159
 8007d7c:	08008159 	.word	0x08008159
 8007d80:	08008159 	.word	0x08008159
 8007d84:	08007f89 	.word	0x08007f89
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d88:	4bb9      	ldr	r3, [pc, #740]	@ (8008070 <HAL_RCC_GetSysClockFreq+0x358>)
 8007d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007d8e:	e1e7      	b.n	8008160 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d90:	4bb8      	ldr	r3, [pc, #736]	@ (8008074 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007d92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007d96:	e1e3      	b.n	8008160 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d98:	4bb4      	ldr	r3, [pc, #720]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007da0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007da4:	4bb1      	ldr	r3, [pc, #708]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d071      	beq.n	8007e94 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007db0:	4bae      	ldr	r3, [pc, #696]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	099b      	lsrs	r3, r3, #6
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007dbc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007dd6:	4622      	mov	r2, r4
 8007dd8:	462b      	mov	r3, r5
 8007dda:	f04f 0000 	mov.w	r0, #0
 8007dde:	f04f 0100 	mov.w	r1, #0
 8007de2:	0159      	lsls	r1, r3, #5
 8007de4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007de8:	0150      	lsls	r0, r2, #5
 8007dea:	4602      	mov	r2, r0
 8007dec:	460b      	mov	r3, r1
 8007dee:	4621      	mov	r1, r4
 8007df0:	1a51      	subs	r1, r2, r1
 8007df2:	6439      	str	r1, [r7, #64]	@ 0x40
 8007df4:	4629      	mov	r1, r5
 8007df6:	eb63 0301 	sbc.w	r3, r3, r1
 8007dfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dfc:	f04f 0200 	mov.w	r2, #0
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007e08:	4649      	mov	r1, r9
 8007e0a:	018b      	lsls	r3, r1, #6
 8007e0c:	4641      	mov	r1, r8
 8007e0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e12:	4641      	mov	r1, r8
 8007e14:	018a      	lsls	r2, r1, #6
 8007e16:	4641      	mov	r1, r8
 8007e18:	1a51      	subs	r1, r2, r1
 8007e1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	eb63 0301 	sbc.w	r3, r3, r1
 8007e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e24:	f04f 0200 	mov.w	r2, #0
 8007e28:	f04f 0300 	mov.w	r3, #0
 8007e2c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007e30:	4649      	mov	r1, r9
 8007e32:	00cb      	lsls	r3, r1, #3
 8007e34:	4641      	mov	r1, r8
 8007e36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	00ca      	lsls	r2, r1, #3
 8007e3e:	4610      	mov	r0, r2
 8007e40:	4619      	mov	r1, r3
 8007e42:	4603      	mov	r3, r0
 8007e44:	4622      	mov	r2, r4
 8007e46:	189b      	adds	r3, r3, r2
 8007e48:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e4a:	462b      	mov	r3, r5
 8007e4c:	460a      	mov	r2, r1
 8007e4e:	eb42 0303 	adc.w	r3, r2, r3
 8007e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e54:	f04f 0200 	mov.w	r2, #0
 8007e58:	f04f 0300 	mov.w	r3, #0
 8007e5c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007e60:	4629      	mov	r1, r5
 8007e62:	024b      	lsls	r3, r1, #9
 8007e64:	4621      	mov	r1, r4
 8007e66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007e6a:	4621      	mov	r1, r4
 8007e6c:	024a      	lsls	r2, r1, #9
 8007e6e:	4610      	mov	r0, r2
 8007e70:	4619      	mov	r1, r3
 8007e72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e76:	2200      	movs	r2, #0
 8007e78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007e80:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007e84:	f7f8 fa2c 	bl	80002e0 <__aeabi_uldivmod>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e92:	e067      	b.n	8007f64 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e94:	4b75      	ldr	r3, [pc, #468]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	099b      	lsrs	r3, r3, #6
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ea0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007ea4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007eae:	2300      	movs	r3, #0
 8007eb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007eb2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007eb6:	4622      	mov	r2, r4
 8007eb8:	462b      	mov	r3, r5
 8007eba:	f04f 0000 	mov.w	r0, #0
 8007ebe:	f04f 0100 	mov.w	r1, #0
 8007ec2:	0159      	lsls	r1, r3, #5
 8007ec4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ec8:	0150      	lsls	r0, r2, #5
 8007eca:	4602      	mov	r2, r0
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4621      	mov	r1, r4
 8007ed0:	1a51      	subs	r1, r2, r1
 8007ed2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007ed4:	4629      	mov	r1, r5
 8007ed6:	eb63 0301 	sbc.w	r3, r3, r1
 8007eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007edc:	f04f 0200 	mov.w	r2, #0
 8007ee0:	f04f 0300 	mov.w	r3, #0
 8007ee4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007ee8:	4649      	mov	r1, r9
 8007eea:	018b      	lsls	r3, r1, #6
 8007eec:	4641      	mov	r1, r8
 8007eee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ef2:	4641      	mov	r1, r8
 8007ef4:	018a      	lsls	r2, r1, #6
 8007ef6:	4641      	mov	r1, r8
 8007ef8:	ebb2 0a01 	subs.w	sl, r2, r1
 8007efc:	4649      	mov	r1, r9
 8007efe:	eb63 0b01 	sbc.w	fp, r3, r1
 8007f02:	f04f 0200 	mov.w	r2, #0
 8007f06:	f04f 0300 	mov.w	r3, #0
 8007f0a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f0e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f16:	4692      	mov	sl, r2
 8007f18:	469b      	mov	fp, r3
 8007f1a:	4623      	mov	r3, r4
 8007f1c:	eb1a 0303 	adds.w	r3, sl, r3
 8007f20:	623b      	str	r3, [r7, #32]
 8007f22:	462b      	mov	r3, r5
 8007f24:	eb4b 0303 	adc.w	r3, fp, r3
 8007f28:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f2a:	f04f 0200 	mov.w	r2, #0
 8007f2e:	f04f 0300 	mov.w	r3, #0
 8007f32:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007f36:	4629      	mov	r1, r5
 8007f38:	028b      	lsls	r3, r1, #10
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f40:	4621      	mov	r1, r4
 8007f42:	028a      	lsls	r2, r1, #10
 8007f44:	4610      	mov	r0, r2
 8007f46:	4619      	mov	r1, r3
 8007f48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f50:	677a      	str	r2, [r7, #116]	@ 0x74
 8007f52:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007f56:	f7f8 f9c3 	bl	80002e0 <__aeabi_uldivmod>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	4613      	mov	r3, r2
 8007f60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007f64:	4b41      	ldr	r3, [pc, #260]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	0c1b      	lsrs	r3, r3, #16
 8007f6a:	f003 0303 	and.w	r3, r3, #3
 8007f6e:	3301      	adds	r3, #1
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007f76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007f86:	e0eb      	b.n	8008160 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f88:	4b38      	ldr	r3, [pc, #224]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f94:	4b35      	ldr	r3, [pc, #212]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d06b      	beq.n	8008078 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fa0:	4b32      	ldr	r3, [pc, #200]	@ (800806c <HAL_RCC_GetSysClockFreq+0x354>)
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	099b      	lsrs	r3, r3, #6
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007faa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007fac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8007fb8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007fbc:	4622      	mov	r2, r4
 8007fbe:	462b      	mov	r3, r5
 8007fc0:	f04f 0000 	mov.w	r0, #0
 8007fc4:	f04f 0100 	mov.w	r1, #0
 8007fc8:	0159      	lsls	r1, r3, #5
 8007fca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fce:	0150      	lsls	r0, r2, #5
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	1a51      	subs	r1, r2, r1
 8007fd8:	61b9      	str	r1, [r7, #24]
 8007fda:	4629      	mov	r1, r5
 8007fdc:	eb63 0301 	sbc.w	r3, r3, r1
 8007fe0:	61fb      	str	r3, [r7, #28]
 8007fe2:	f04f 0200 	mov.w	r2, #0
 8007fe6:	f04f 0300 	mov.w	r3, #0
 8007fea:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007fee:	4659      	mov	r1, fp
 8007ff0:	018b      	lsls	r3, r1, #6
 8007ff2:	4651      	mov	r1, sl
 8007ff4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ff8:	4651      	mov	r1, sl
 8007ffa:	018a      	lsls	r2, r1, #6
 8007ffc:	4651      	mov	r1, sl
 8007ffe:	ebb2 0801 	subs.w	r8, r2, r1
 8008002:	4659      	mov	r1, fp
 8008004:	eb63 0901 	sbc.w	r9, r3, r1
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008014:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008018:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800801c:	4690      	mov	r8, r2
 800801e:	4699      	mov	r9, r3
 8008020:	4623      	mov	r3, r4
 8008022:	eb18 0303 	adds.w	r3, r8, r3
 8008026:	613b      	str	r3, [r7, #16]
 8008028:	462b      	mov	r3, r5
 800802a:	eb49 0303 	adc.w	r3, r9, r3
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	f04f 0200 	mov.w	r2, #0
 8008034:	f04f 0300 	mov.w	r3, #0
 8008038:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800803c:	4629      	mov	r1, r5
 800803e:	024b      	lsls	r3, r1, #9
 8008040:	4621      	mov	r1, r4
 8008042:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008046:	4621      	mov	r1, r4
 8008048:	024a      	lsls	r2, r1, #9
 800804a:	4610      	mov	r0, r2
 800804c:	4619      	mov	r1, r3
 800804e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008052:	2200      	movs	r2, #0
 8008054:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008056:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008058:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800805c:	f7f8 f940 	bl	80002e0 <__aeabi_uldivmod>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4613      	mov	r3, r2
 8008066:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800806a:	e065      	b.n	8008138 <HAL_RCC_GetSysClockFreq+0x420>
 800806c:	40023800 	.word	0x40023800
 8008070:	00f42400 	.word	0x00f42400
 8008074:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008078:	4b3d      	ldr	r3, [pc, #244]	@ (8008170 <HAL_RCC_GetSysClockFreq+0x458>)
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	099b      	lsrs	r3, r3, #6
 800807e:	2200      	movs	r2, #0
 8008080:	4618      	mov	r0, r3
 8008082:	4611      	mov	r1, r2
 8008084:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008088:	653b      	str	r3, [r7, #80]	@ 0x50
 800808a:	2300      	movs	r3, #0
 800808c:	657b      	str	r3, [r7, #84]	@ 0x54
 800808e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008092:	4642      	mov	r2, r8
 8008094:	464b      	mov	r3, r9
 8008096:	f04f 0000 	mov.w	r0, #0
 800809a:	f04f 0100 	mov.w	r1, #0
 800809e:	0159      	lsls	r1, r3, #5
 80080a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080a4:	0150      	lsls	r0, r2, #5
 80080a6:	4602      	mov	r2, r0
 80080a8:	460b      	mov	r3, r1
 80080aa:	4641      	mov	r1, r8
 80080ac:	1a51      	subs	r1, r2, r1
 80080ae:	60b9      	str	r1, [r7, #8]
 80080b0:	4649      	mov	r1, r9
 80080b2:	eb63 0301 	sbc.w	r3, r3, r1
 80080b6:	60fb      	str	r3, [r7, #12]
 80080b8:	f04f 0200 	mov.w	r2, #0
 80080bc:	f04f 0300 	mov.w	r3, #0
 80080c0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80080c4:	4659      	mov	r1, fp
 80080c6:	018b      	lsls	r3, r1, #6
 80080c8:	4651      	mov	r1, sl
 80080ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80080ce:	4651      	mov	r1, sl
 80080d0:	018a      	lsls	r2, r1, #6
 80080d2:	4651      	mov	r1, sl
 80080d4:	1a54      	subs	r4, r2, r1
 80080d6:	4659      	mov	r1, fp
 80080d8:	eb63 0501 	sbc.w	r5, r3, r1
 80080dc:	f04f 0200 	mov.w	r2, #0
 80080e0:	f04f 0300 	mov.w	r3, #0
 80080e4:	00eb      	lsls	r3, r5, #3
 80080e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080ea:	00e2      	lsls	r2, r4, #3
 80080ec:	4614      	mov	r4, r2
 80080ee:	461d      	mov	r5, r3
 80080f0:	4643      	mov	r3, r8
 80080f2:	18e3      	adds	r3, r4, r3
 80080f4:	603b      	str	r3, [r7, #0]
 80080f6:	464b      	mov	r3, r9
 80080f8:	eb45 0303 	adc.w	r3, r5, r3
 80080fc:	607b      	str	r3, [r7, #4]
 80080fe:	f04f 0200 	mov.w	r2, #0
 8008102:	f04f 0300 	mov.w	r3, #0
 8008106:	e9d7 4500 	ldrd	r4, r5, [r7]
 800810a:	4629      	mov	r1, r5
 800810c:	028b      	lsls	r3, r1, #10
 800810e:	4621      	mov	r1, r4
 8008110:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008114:	4621      	mov	r1, r4
 8008116:	028a      	lsls	r2, r1, #10
 8008118:	4610      	mov	r0, r2
 800811a:	4619      	mov	r1, r3
 800811c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008120:	2200      	movs	r2, #0
 8008122:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008124:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008126:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800812a:	f7f8 f8d9 	bl	80002e0 <__aeabi_uldivmod>
 800812e:	4602      	mov	r2, r0
 8008130:	460b      	mov	r3, r1
 8008132:	4613      	mov	r3, r2
 8008134:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008138:	4b0d      	ldr	r3, [pc, #52]	@ (8008170 <HAL_RCC_GetSysClockFreq+0x458>)
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	0f1b      	lsrs	r3, r3, #28
 800813e:	f003 0307 	and.w	r3, r3, #7
 8008142:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8008146:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800814a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800814e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008152:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008156:	e003      	b.n	8008160 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008158:	4b06      	ldr	r3, [pc, #24]	@ (8008174 <HAL_RCC_GetSysClockFreq+0x45c>)
 800815a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800815e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008160:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8008164:	4618      	mov	r0, r3
 8008166:	37b8      	adds	r7, #184	@ 0xb8
 8008168:	46bd      	mov	sp, r7
 800816a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800816e:	bf00      	nop
 8008170:	40023800 	.word	0x40023800
 8008174:	00f42400 	.word	0x00f42400

08008178 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b086      	sub	sp, #24
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d101      	bne.n	800818a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e28d      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 8083 	beq.w	800829e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008198:	4b94      	ldr	r3, [pc, #592]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 030c 	and.w	r3, r3, #12
 80081a0:	2b04      	cmp	r3, #4
 80081a2:	d019      	beq.n	80081d8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80081a4:	4b91      	ldr	r3, [pc, #580]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f003 030c 	and.w	r3, r3, #12
        || \
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d106      	bne.n	80081be <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80081b0:	4b8e      	ldr	r3, [pc, #568]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081bc:	d00c      	beq.n	80081d8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081be:	4b8b      	ldr	r3, [pc, #556]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80081c6:	2b0c      	cmp	r3, #12
 80081c8:	d112      	bne.n	80081f0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081ca:	4b88      	ldr	r3, [pc, #544]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081d6:	d10b      	bne.n	80081f0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081d8:	4b84      	ldr	r3, [pc, #528]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d05b      	beq.n	800829c <HAL_RCC_OscConfig+0x124>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d157      	bne.n	800829c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e25a      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081f8:	d106      	bne.n	8008208 <HAL_RCC_OscConfig+0x90>
 80081fa:	4b7c      	ldr	r3, [pc, #496]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a7b      	ldr	r2, [pc, #492]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008204:	6013      	str	r3, [r2, #0]
 8008206:	e01d      	b.n	8008244 <HAL_RCC_OscConfig+0xcc>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008210:	d10c      	bne.n	800822c <HAL_RCC_OscConfig+0xb4>
 8008212:	4b76      	ldr	r3, [pc, #472]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a75      	ldr	r2, [pc, #468]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008218:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	4b73      	ldr	r3, [pc, #460]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a72      	ldr	r2, [pc, #456]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008228:	6013      	str	r3, [r2, #0]
 800822a:	e00b      	b.n	8008244 <HAL_RCC_OscConfig+0xcc>
 800822c:	4b6f      	ldr	r3, [pc, #444]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a6e      	ldr	r2, [pc, #440]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008236:	6013      	str	r3, [r2, #0]
 8008238:	4b6c      	ldr	r3, [pc, #432]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a6b      	ldr	r2, [pc, #428]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800823e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d013      	beq.n	8008274 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800824c:	f7fb fcb8 	bl	8003bc0 <HAL_GetTick>
 8008250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008252:	e008      	b.n	8008266 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008254:	f7fb fcb4 	bl	8003bc0 <HAL_GetTick>
 8008258:	4602      	mov	r2, r0
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	1ad3      	subs	r3, r2, r3
 800825e:	2b64      	cmp	r3, #100	@ 0x64
 8008260:	d901      	bls.n	8008266 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008262:	2303      	movs	r3, #3
 8008264:	e21f      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008266:	4b61      	ldr	r3, [pc, #388]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0f0      	beq.n	8008254 <HAL_RCC_OscConfig+0xdc>
 8008272:	e014      	b.n	800829e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008274:	f7fb fca4 	bl	8003bc0 <HAL_GetTick>
 8008278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800827a:	e008      	b.n	800828e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800827c:	f7fb fca0 	bl	8003bc0 <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	2b64      	cmp	r3, #100	@ 0x64
 8008288:	d901      	bls.n	800828e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e20b      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800828e:	4b57      	ldr	r3, [pc, #348]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1f0      	bne.n	800827c <HAL_RCC_OscConfig+0x104>
 800829a:	e000      	b.n	800829e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800829c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0302 	and.w	r3, r3, #2
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d06f      	beq.n	800838a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80082aa:	4b50      	ldr	r3, [pc, #320]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f003 030c 	and.w	r3, r3, #12
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d017      	beq.n	80082e6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80082b6:	4b4d      	ldr	r3, [pc, #308]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f003 030c 	and.w	r3, r3, #12
        || \
 80082be:	2b08      	cmp	r3, #8
 80082c0:	d105      	bne.n	80082ce <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80082c2:	4b4a      	ldr	r3, [pc, #296]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00b      	beq.n	80082e6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082ce:	4b47      	ldr	r3, [pc, #284]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80082d6:	2b0c      	cmp	r3, #12
 80082d8:	d11c      	bne.n	8008314 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082da:	4b44      	ldr	r3, [pc, #272]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d116      	bne.n	8008314 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082e6:	4b41      	ldr	r3, [pc, #260]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 0302 	and.w	r3, r3, #2
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d005      	beq.n	80082fe <HAL_RCC_OscConfig+0x186>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d001      	beq.n	80082fe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e1d3      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082fe:	4b3b      	ldr	r3, [pc, #236]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	00db      	lsls	r3, r3, #3
 800830c:	4937      	ldr	r1, [pc, #220]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800830e:	4313      	orrs	r3, r2
 8008310:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008312:	e03a      	b.n	800838a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d020      	beq.n	800835e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800831c:	4b34      	ldr	r3, [pc, #208]	@ (80083f0 <HAL_RCC_OscConfig+0x278>)
 800831e:	2201      	movs	r2, #1
 8008320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008322:	f7fb fc4d 	bl	8003bc0 <HAL_GetTick>
 8008326:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008328:	e008      	b.n	800833c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800832a:	f7fb fc49 	bl	8003bc0 <HAL_GetTick>
 800832e:	4602      	mov	r2, r0
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	1ad3      	subs	r3, r2, r3
 8008334:	2b02      	cmp	r3, #2
 8008336:	d901      	bls.n	800833c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008338:	2303      	movs	r3, #3
 800833a:	e1b4      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800833c:	4b2b      	ldr	r3, [pc, #172]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 0302 	and.w	r3, r3, #2
 8008344:	2b00      	cmp	r3, #0
 8008346:	d0f0      	beq.n	800832a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008348:	4b28      	ldr	r3, [pc, #160]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	691b      	ldr	r3, [r3, #16]
 8008354:	00db      	lsls	r3, r3, #3
 8008356:	4925      	ldr	r1, [pc, #148]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008358:	4313      	orrs	r3, r2
 800835a:	600b      	str	r3, [r1, #0]
 800835c:	e015      	b.n	800838a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800835e:	4b24      	ldr	r3, [pc, #144]	@ (80083f0 <HAL_RCC_OscConfig+0x278>)
 8008360:	2200      	movs	r2, #0
 8008362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008364:	f7fb fc2c 	bl	8003bc0 <HAL_GetTick>
 8008368:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800836a:	e008      	b.n	800837e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800836c:	f7fb fc28 	bl	8003bc0 <HAL_GetTick>
 8008370:	4602      	mov	r2, r0
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	2b02      	cmp	r3, #2
 8008378:	d901      	bls.n	800837e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e193      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800837e:	4b1b      	ldr	r3, [pc, #108]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0302 	and.w	r3, r3, #2
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1f0      	bne.n	800836c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 0308 	and.w	r3, r3, #8
 8008392:	2b00      	cmp	r3, #0
 8008394:	d036      	beq.n	8008404 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	695b      	ldr	r3, [r3, #20]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d016      	beq.n	80083cc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800839e:	4b15      	ldr	r3, [pc, #84]	@ (80083f4 <HAL_RCC_OscConfig+0x27c>)
 80083a0:	2201      	movs	r2, #1
 80083a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083a4:	f7fb fc0c 	bl	8003bc0 <HAL_GetTick>
 80083a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083aa:	e008      	b.n	80083be <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083ac:	f7fb fc08 	bl	8003bc0 <HAL_GetTick>
 80083b0:	4602      	mov	r2, r0
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d901      	bls.n	80083be <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e173      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083be:	4b0b      	ldr	r3, [pc, #44]	@ (80083ec <HAL_RCC_OscConfig+0x274>)
 80083c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d0f0      	beq.n	80083ac <HAL_RCC_OscConfig+0x234>
 80083ca:	e01b      	b.n	8008404 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083cc:	4b09      	ldr	r3, [pc, #36]	@ (80083f4 <HAL_RCC_OscConfig+0x27c>)
 80083ce:	2200      	movs	r2, #0
 80083d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083d2:	f7fb fbf5 	bl	8003bc0 <HAL_GetTick>
 80083d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083d8:	e00e      	b.n	80083f8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083da:	f7fb fbf1 	bl	8003bc0 <HAL_GetTick>
 80083de:	4602      	mov	r2, r0
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	1ad3      	subs	r3, r2, r3
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d907      	bls.n	80083f8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80083e8:	2303      	movs	r3, #3
 80083ea:	e15c      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
 80083ec:	40023800 	.word	0x40023800
 80083f0:	42470000 	.word	0x42470000
 80083f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083f8:	4b8a      	ldr	r3, [pc, #552]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80083fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083fc:	f003 0302 	and.w	r3, r3, #2
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1ea      	bne.n	80083da <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f003 0304 	and.w	r3, r3, #4
 800840c:	2b00      	cmp	r3, #0
 800840e:	f000 8097 	beq.w	8008540 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008412:	2300      	movs	r3, #0
 8008414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008416:	4b83      	ldr	r3, [pc, #524]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 8008418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800841e:	2b00      	cmp	r3, #0
 8008420:	d10f      	bne.n	8008442 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008422:	2300      	movs	r3, #0
 8008424:	60bb      	str	r3, [r7, #8]
 8008426:	4b7f      	ldr	r3, [pc, #508]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 8008428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842a:	4a7e      	ldr	r2, [pc, #504]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 800842c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008430:	6413      	str	r3, [r2, #64]	@ 0x40
 8008432:	4b7c      	ldr	r3, [pc, #496]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 8008434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800843a:	60bb      	str	r3, [r7, #8]
 800843c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800843e:	2301      	movs	r3, #1
 8008440:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008442:	4b79      	ldr	r3, [pc, #484]	@ (8008628 <HAL_RCC_OscConfig+0x4b0>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800844a:	2b00      	cmp	r3, #0
 800844c:	d118      	bne.n	8008480 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800844e:	4b76      	ldr	r3, [pc, #472]	@ (8008628 <HAL_RCC_OscConfig+0x4b0>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a75      	ldr	r2, [pc, #468]	@ (8008628 <HAL_RCC_OscConfig+0x4b0>)
 8008454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800845a:	f7fb fbb1 	bl	8003bc0 <HAL_GetTick>
 800845e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008460:	e008      	b.n	8008474 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008462:	f7fb fbad 	bl	8003bc0 <HAL_GetTick>
 8008466:	4602      	mov	r2, r0
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	1ad3      	subs	r3, r2, r3
 800846c:	2b02      	cmp	r3, #2
 800846e:	d901      	bls.n	8008474 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008470:	2303      	movs	r3, #3
 8008472:	e118      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008474:	4b6c      	ldr	r3, [pc, #432]	@ (8008628 <HAL_RCC_OscConfig+0x4b0>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800847c:	2b00      	cmp	r3, #0
 800847e:	d0f0      	beq.n	8008462 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	2b01      	cmp	r3, #1
 8008486:	d106      	bne.n	8008496 <HAL_RCC_OscConfig+0x31e>
 8008488:	4b66      	ldr	r3, [pc, #408]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 800848a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800848c:	4a65      	ldr	r2, [pc, #404]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 800848e:	f043 0301 	orr.w	r3, r3, #1
 8008492:	6713      	str	r3, [r2, #112]	@ 0x70
 8008494:	e01c      	b.n	80084d0 <HAL_RCC_OscConfig+0x358>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	2b05      	cmp	r3, #5
 800849c:	d10c      	bne.n	80084b8 <HAL_RCC_OscConfig+0x340>
 800849e:	4b61      	ldr	r3, [pc, #388]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084a2:	4a60      	ldr	r2, [pc, #384]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084a4:	f043 0304 	orr.w	r3, r3, #4
 80084a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80084aa:	4b5e      	ldr	r3, [pc, #376]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ae:	4a5d      	ldr	r2, [pc, #372]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084b0:	f043 0301 	orr.w	r3, r3, #1
 80084b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80084b6:	e00b      	b.n	80084d0 <HAL_RCC_OscConfig+0x358>
 80084b8:	4b5a      	ldr	r3, [pc, #360]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084bc:	4a59      	ldr	r2, [pc, #356]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084be:	f023 0301 	bic.w	r3, r3, #1
 80084c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80084c4:	4b57      	ldr	r3, [pc, #348]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084c8:	4a56      	ldr	r2, [pc, #344]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084ca:	f023 0304 	bic.w	r3, r3, #4
 80084ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d015      	beq.n	8008504 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084d8:	f7fb fb72 	bl	8003bc0 <HAL_GetTick>
 80084dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084de:	e00a      	b.n	80084f6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084e0:	f7fb fb6e 	bl	8003bc0 <HAL_GetTick>
 80084e4:	4602      	mov	r2, r0
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	1ad3      	subs	r3, r2, r3
 80084ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d901      	bls.n	80084f6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e0d7      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084f6:	4b4b      	ldr	r3, [pc, #300]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80084f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084fa:	f003 0302 	and.w	r3, r3, #2
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0ee      	beq.n	80084e0 <HAL_RCC_OscConfig+0x368>
 8008502:	e014      	b.n	800852e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008504:	f7fb fb5c 	bl	8003bc0 <HAL_GetTick>
 8008508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800850a:	e00a      	b.n	8008522 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800850c:	f7fb fb58 	bl	8003bc0 <HAL_GetTick>
 8008510:	4602      	mov	r2, r0
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800851a:	4293      	cmp	r3, r2
 800851c:	d901      	bls.n	8008522 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e0c1      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008522:	4b40      	ldr	r3, [pc, #256]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 8008524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1ee      	bne.n	800850c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800852e:	7dfb      	ldrb	r3, [r7, #23]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d105      	bne.n	8008540 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008534:	4b3b      	ldr	r3, [pc, #236]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 8008536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008538:	4a3a      	ldr	r2, [pc, #232]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 800853a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800853e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	699b      	ldr	r3, [r3, #24]
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 80ad 	beq.w	80086a4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800854a:	4b36      	ldr	r3, [pc, #216]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	f003 030c 	and.w	r3, r3, #12
 8008552:	2b08      	cmp	r3, #8
 8008554:	d060      	beq.n	8008618 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	699b      	ldr	r3, [r3, #24]
 800855a:	2b02      	cmp	r3, #2
 800855c:	d145      	bne.n	80085ea <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800855e:	4b33      	ldr	r3, [pc, #204]	@ (800862c <HAL_RCC_OscConfig+0x4b4>)
 8008560:	2200      	movs	r2, #0
 8008562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008564:	f7fb fb2c 	bl	8003bc0 <HAL_GetTick>
 8008568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800856a:	e008      	b.n	800857e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800856c:	f7fb fb28 	bl	8003bc0 <HAL_GetTick>
 8008570:	4602      	mov	r2, r0
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	2b02      	cmp	r3, #2
 8008578:	d901      	bls.n	800857e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800857a:	2303      	movs	r3, #3
 800857c:	e093      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800857e:	4b29      	ldr	r3, [pc, #164]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1f0      	bne.n	800856c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	69da      	ldr	r2, [r3, #28]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a1b      	ldr	r3, [r3, #32]
 8008592:	431a      	orrs	r2, r3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008598:	019b      	lsls	r3, r3, #6
 800859a:	431a      	orrs	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a0:	085b      	lsrs	r3, r3, #1
 80085a2:	3b01      	subs	r3, #1
 80085a4:	041b      	lsls	r3, r3, #16
 80085a6:	431a      	orrs	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ac:	061b      	lsls	r3, r3, #24
 80085ae:	431a      	orrs	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b4:	071b      	lsls	r3, r3, #28
 80085b6:	491b      	ldr	r1, [pc, #108]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085bc:	4b1b      	ldr	r3, [pc, #108]	@ (800862c <HAL_RCC_OscConfig+0x4b4>)
 80085be:	2201      	movs	r2, #1
 80085c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c2:	f7fb fafd 	bl	8003bc0 <HAL_GetTick>
 80085c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085c8:	e008      	b.n	80085dc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085ca:	f7fb faf9 	bl	8003bc0 <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	1ad3      	subs	r3, r2, r3
 80085d4:	2b02      	cmp	r3, #2
 80085d6:	d901      	bls.n	80085dc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80085d8:	2303      	movs	r3, #3
 80085da:	e064      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085dc:	4b11      	ldr	r3, [pc, #68]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d0f0      	beq.n	80085ca <HAL_RCC_OscConfig+0x452>
 80085e8:	e05c      	b.n	80086a4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085ea:	4b10      	ldr	r3, [pc, #64]	@ (800862c <HAL_RCC_OscConfig+0x4b4>)
 80085ec:	2200      	movs	r2, #0
 80085ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f0:	f7fb fae6 	bl	8003bc0 <HAL_GetTick>
 80085f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085f6:	e008      	b.n	800860a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085f8:	f7fb fae2 	bl	8003bc0 <HAL_GetTick>
 80085fc:	4602      	mov	r2, r0
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	2b02      	cmp	r3, #2
 8008604:	d901      	bls.n	800860a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e04d      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800860a:	4b06      	ldr	r3, [pc, #24]	@ (8008624 <HAL_RCC_OscConfig+0x4ac>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1f0      	bne.n	80085f8 <HAL_RCC_OscConfig+0x480>
 8008616:	e045      	b.n	80086a4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	699b      	ldr	r3, [r3, #24]
 800861c:	2b01      	cmp	r3, #1
 800861e:	d107      	bne.n	8008630 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008620:	2301      	movs	r3, #1
 8008622:	e040      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
 8008624:	40023800 	.word	0x40023800
 8008628:	40007000 	.word	0x40007000
 800862c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008630:	4b1f      	ldr	r3, [pc, #124]	@ (80086b0 <HAL_RCC_OscConfig+0x538>)
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	699b      	ldr	r3, [r3, #24]
 800863a:	2b01      	cmp	r3, #1
 800863c:	d030      	beq.n	80086a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008648:	429a      	cmp	r2, r3
 800864a:	d129      	bne.n	80086a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008656:	429a      	cmp	r2, r3
 8008658:	d122      	bne.n	80086a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008660:	4013      	ands	r3, r2
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008666:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008668:	4293      	cmp	r3, r2
 800866a:	d119      	bne.n	80086a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008676:	085b      	lsrs	r3, r3, #1
 8008678:	3b01      	subs	r3, #1
 800867a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800867c:	429a      	cmp	r2, r3
 800867e:	d10f      	bne.n	80086a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800868c:	429a      	cmp	r2, r3
 800868e:	d107      	bne.n	80086a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800869a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800869c:	429a      	cmp	r2, r3
 800869e:	d001      	beq.n	80086a4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	e000      	b.n	80086a6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3718      	adds	r7, #24
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	40023800 	.word	0x40023800

080086b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d101      	bne.n	80086c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e041      	b.n	800874a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d106      	bne.n	80086e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7fb f93e 	bl	800395c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2202      	movs	r2, #2
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	3304      	adds	r3, #4
 80086f0:	4619      	mov	r1, r3
 80086f2:	4610      	mov	r0, r2
 80086f4:	f000 faac 	bl	8008c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2201      	movs	r2, #1
 800870c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2201      	movs	r2, #1
 800872c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2201      	movs	r2, #1
 8008734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3708      	adds	r7, #8
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
	...

08008754 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008762:	b2db      	uxtb	r3, r3
 8008764:	2b01      	cmp	r3, #1
 8008766:	d001      	beq.n	800876c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	e04e      	b.n	800880a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2202      	movs	r2, #2
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68da      	ldr	r2, [r3, #12]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f042 0201 	orr.w	r2, r2, #1
 8008782:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a23      	ldr	r2, [pc, #140]	@ (8008818 <HAL_TIM_Base_Start_IT+0xc4>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d022      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008796:	d01d      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a1f      	ldr	r2, [pc, #124]	@ (800881c <HAL_TIM_Base_Start_IT+0xc8>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d018      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a1e      	ldr	r2, [pc, #120]	@ (8008820 <HAL_TIM_Base_Start_IT+0xcc>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d013      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008824 <HAL_TIM_Base_Start_IT+0xd0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d00e      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a1b      	ldr	r2, [pc, #108]	@ (8008828 <HAL_TIM_Base_Start_IT+0xd4>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d009      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a19      	ldr	r2, [pc, #100]	@ (800882c <HAL_TIM_Base_Start_IT+0xd8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d004      	beq.n	80087d4 <HAL_TIM_Base_Start_IT+0x80>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a18      	ldr	r2, [pc, #96]	@ (8008830 <HAL_TIM_Base_Start_IT+0xdc>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d111      	bne.n	80087f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f003 0307 	and.w	r3, r3, #7
 80087de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2b06      	cmp	r3, #6
 80087e4:	d010      	beq.n	8008808 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f042 0201 	orr.w	r2, r2, #1
 80087f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087f6:	e007      	b.n	8008808 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f042 0201 	orr.w	r2, r2, #1
 8008806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3714      	adds	r7, #20
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	40010000 	.word	0x40010000
 800881c:	40000400 	.word	0x40000400
 8008820:	40000800 	.word	0x40000800
 8008824:	40000c00 	.word	0x40000c00
 8008828:	40010400 	.word	0x40010400
 800882c:	40014000 	.word	0x40014000
 8008830:	40001800 	.word	0x40001800

08008834 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68da      	ldr	r2, [r3, #12]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f022 0201 	bic.w	r2, r2, #1
 800884a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	6a1a      	ldr	r2, [r3, #32]
 8008852:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008856:	4013      	ands	r3, r2
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10f      	bne.n	800887c <HAL_TIM_Base_Stop_IT+0x48>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6a1a      	ldr	r2, [r3, #32]
 8008862:	f240 4344 	movw	r3, #1092	@ 0x444
 8008866:	4013      	ands	r3, r2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d107      	bne.n	800887c <HAL_TIM_Base_Stop_IT+0x48>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f022 0201 	bic.w	r2, r2, #1
 800887a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	f003 0302 	and.w	r3, r3, #2
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d020      	beq.n	80088f6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f003 0302 	and.w	r3, r3, #2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d01b      	beq.n	80088f6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f06f 0202 	mvn.w	r2, #2
 80088c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2201      	movs	r2, #1
 80088cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	f003 0303 	and.w	r3, r3, #3
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d003      	beq.n	80088e4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f999 	bl	8008c14 <HAL_TIM_IC_CaptureCallback>
 80088e2:	e005      	b.n	80088f0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 f98b 	bl	8008c00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 f99c 	bl	8008c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	f003 0304 	and.w	r3, r3, #4
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d020      	beq.n	8008942 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f003 0304 	and.w	r3, r3, #4
 8008906:	2b00      	cmp	r3, #0
 8008908:	d01b      	beq.n	8008942 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f06f 0204 	mvn.w	r2, #4
 8008912:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2202      	movs	r2, #2
 8008918:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	699b      	ldr	r3, [r3, #24]
 8008920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008924:	2b00      	cmp	r3, #0
 8008926:	d003      	beq.n	8008930 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f973 	bl	8008c14 <HAL_TIM_IC_CaptureCallback>
 800892e:	e005      	b.n	800893c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 f965 	bl	8008c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f976 	bl	8008c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	f003 0308 	and.w	r3, r3, #8
 8008948:	2b00      	cmp	r3, #0
 800894a:	d020      	beq.n	800898e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f003 0308 	and.w	r3, r3, #8
 8008952:	2b00      	cmp	r3, #0
 8008954:	d01b      	beq.n	800898e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f06f 0208 	mvn.w	r2, #8
 800895e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2204      	movs	r2, #4
 8008964:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	69db      	ldr	r3, [r3, #28]
 800896c:	f003 0303 	and.w	r3, r3, #3
 8008970:	2b00      	cmp	r3, #0
 8008972:	d003      	beq.n	800897c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f94d 	bl	8008c14 <HAL_TIM_IC_CaptureCallback>
 800897a:	e005      	b.n	8008988 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f93f 	bl	8008c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 f950 	bl	8008c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	f003 0310 	and.w	r3, r3, #16
 8008994:	2b00      	cmp	r3, #0
 8008996:	d020      	beq.n	80089da <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f003 0310 	and.w	r3, r3, #16
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d01b      	beq.n	80089da <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f06f 0210 	mvn.w	r2, #16
 80089aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2208      	movs	r2, #8
 80089b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	69db      	ldr	r3, [r3, #28]
 80089b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d003      	beq.n	80089c8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f927 	bl	8008c14 <HAL_TIM_IC_CaptureCallback>
 80089c6:	e005      	b.n	80089d4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 f919 	bl	8008c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 f92a 	bl	8008c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	f003 0301 	and.w	r3, r3, #1
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00c      	beq.n	80089fe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f003 0301 	and.w	r3, r3, #1
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d007      	beq.n	80089fe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f06f 0201 	mvn.w	r2, #1
 80089f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f7f8 fa3d 	bl	8000e78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00c      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d007      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fadd 	bl	8008fdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00c      	beq.n	8008a46 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d007      	beq.n	8008a46 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f8fb 	bl	8008c3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	f003 0320 	and.w	r3, r3, #32
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00c      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d007      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f06f 0220 	mvn.w	r2, #32
 8008a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 faaf 	bl	8008fc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a6a:	bf00      	nop
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}

08008a72 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b084      	sub	sp, #16
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	6078      	str	r0, [r7, #4]
 8008a7a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d101      	bne.n	8008a8e <HAL_TIM_ConfigClockSource+0x1c>
 8008a8a:	2302      	movs	r3, #2
 8008a8c:	e0b4      	b.n	8008bf8 <HAL_TIM_ConfigClockSource+0x186>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2201      	movs	r2, #1
 8008a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2202      	movs	r2, #2
 8008a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008aac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ab4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68ba      	ldr	r2, [r7, #8]
 8008abc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ac6:	d03e      	beq.n	8008b46 <HAL_TIM_ConfigClockSource+0xd4>
 8008ac8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008acc:	f200 8087 	bhi.w	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad4:	f000 8086 	beq.w	8008be4 <HAL_TIM_ConfigClockSource+0x172>
 8008ad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008adc:	d87f      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008ade:	2b70      	cmp	r3, #112	@ 0x70
 8008ae0:	d01a      	beq.n	8008b18 <HAL_TIM_ConfigClockSource+0xa6>
 8008ae2:	2b70      	cmp	r3, #112	@ 0x70
 8008ae4:	d87b      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008ae6:	2b60      	cmp	r3, #96	@ 0x60
 8008ae8:	d050      	beq.n	8008b8c <HAL_TIM_ConfigClockSource+0x11a>
 8008aea:	2b60      	cmp	r3, #96	@ 0x60
 8008aec:	d877      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008aee:	2b50      	cmp	r3, #80	@ 0x50
 8008af0:	d03c      	beq.n	8008b6c <HAL_TIM_ConfigClockSource+0xfa>
 8008af2:	2b50      	cmp	r3, #80	@ 0x50
 8008af4:	d873      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	d058      	beq.n	8008bac <HAL_TIM_ConfigClockSource+0x13a>
 8008afa:	2b40      	cmp	r3, #64	@ 0x40
 8008afc:	d86f      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008afe:	2b30      	cmp	r3, #48	@ 0x30
 8008b00:	d064      	beq.n	8008bcc <HAL_TIM_ConfigClockSource+0x15a>
 8008b02:	2b30      	cmp	r3, #48	@ 0x30
 8008b04:	d86b      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008b06:	2b20      	cmp	r3, #32
 8008b08:	d060      	beq.n	8008bcc <HAL_TIM_ConfigClockSource+0x15a>
 8008b0a:	2b20      	cmp	r3, #32
 8008b0c:	d867      	bhi.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d05c      	beq.n	8008bcc <HAL_TIM_ConfigClockSource+0x15a>
 8008b12:	2b10      	cmp	r3, #16
 8008b14:	d05a      	beq.n	8008bcc <HAL_TIM_ConfigClockSource+0x15a>
 8008b16:	e062      	b.n	8008bde <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b28:	f000 f9b2 	bl	8008e90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008b3a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	609a      	str	r2, [r3, #8]
      break;
 8008b44:	e04f      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b56:	f000 f99b 	bl	8008e90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	689a      	ldr	r2, [r3, #8]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b68:	609a      	str	r2, [r3, #8]
      break;
 8008b6a:	e03c      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b78:	461a      	mov	r2, r3
 8008b7a:	f000 f90f 	bl	8008d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2150      	movs	r1, #80	@ 0x50
 8008b84:	4618      	mov	r0, r3
 8008b86:	f000 f968 	bl	8008e5a <TIM_ITRx_SetConfig>
      break;
 8008b8a:	e02c      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b98:	461a      	mov	r2, r3
 8008b9a:	f000 f92e 	bl	8008dfa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2160      	movs	r1, #96	@ 0x60
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 f958 	bl	8008e5a <TIM_ITRx_SetConfig>
      break;
 8008baa:	e01c      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bb8:	461a      	mov	r2, r3
 8008bba:	f000 f8ef 	bl	8008d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2140      	movs	r1, #64	@ 0x40
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 f948 	bl	8008e5a <TIM_ITRx_SetConfig>
      break;
 8008bca:	e00c      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	4610      	mov	r0, r2
 8008bd8:	f000 f93f 	bl	8008e5a <TIM_ITRx_SetConfig>
      break;
 8008bdc:	e003      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	73fb      	strb	r3, [r7, #15]
      break;
 8008be2:	e000      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008be4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2201      	movs	r2, #1
 8008bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3710      	adds	r7, #16
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c08:	bf00      	nop
 8008c0a:	370c      	adds	r7, #12
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr

08008c14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c1c:	bf00      	nop
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c30:	bf00      	nop
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c44:	bf00      	nop
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a43      	ldr	r2, [pc, #268]	@ (8008d70 <TIM_Base_SetConfig+0x120>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d013      	beq.n	8008c90 <TIM_Base_SetConfig+0x40>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c6e:	d00f      	beq.n	8008c90 <TIM_Base_SetConfig+0x40>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	4a40      	ldr	r2, [pc, #256]	@ (8008d74 <TIM_Base_SetConfig+0x124>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d00b      	beq.n	8008c90 <TIM_Base_SetConfig+0x40>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a3f      	ldr	r2, [pc, #252]	@ (8008d78 <TIM_Base_SetConfig+0x128>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d007      	beq.n	8008c90 <TIM_Base_SetConfig+0x40>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4a3e      	ldr	r2, [pc, #248]	@ (8008d7c <TIM_Base_SetConfig+0x12c>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d003      	beq.n	8008c90 <TIM_Base_SetConfig+0x40>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	4a3d      	ldr	r2, [pc, #244]	@ (8008d80 <TIM_Base_SetConfig+0x130>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d108      	bne.n	8008ca2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a32      	ldr	r2, [pc, #200]	@ (8008d70 <TIM_Base_SetConfig+0x120>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d02b      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb0:	d027      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a2f      	ldr	r2, [pc, #188]	@ (8008d74 <TIM_Base_SetConfig+0x124>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d023      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a2e      	ldr	r2, [pc, #184]	@ (8008d78 <TIM_Base_SetConfig+0x128>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d01f      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a2d      	ldr	r2, [pc, #180]	@ (8008d7c <TIM_Base_SetConfig+0x12c>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d01b      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8008d80 <TIM_Base_SetConfig+0x130>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d017      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8008d84 <TIM_Base_SetConfig+0x134>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d013      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a2a      	ldr	r2, [pc, #168]	@ (8008d88 <TIM_Base_SetConfig+0x138>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d00f      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a29      	ldr	r2, [pc, #164]	@ (8008d8c <TIM_Base_SetConfig+0x13c>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00b      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a28      	ldr	r2, [pc, #160]	@ (8008d90 <TIM_Base_SetConfig+0x140>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d007      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a27      	ldr	r2, [pc, #156]	@ (8008d94 <TIM_Base_SetConfig+0x144>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d003      	beq.n	8008d02 <TIM_Base_SetConfig+0xb2>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a26      	ldr	r2, [pc, #152]	@ (8008d98 <TIM_Base_SetConfig+0x148>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d108      	bne.n	8008d14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a0e      	ldr	r2, [pc, #56]	@ (8008d70 <TIM_Base_SetConfig+0x120>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d003      	beq.n	8008d42 <TIM_Base_SetConfig+0xf2>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a10      	ldr	r2, [pc, #64]	@ (8008d80 <TIM_Base_SetConfig+0x130>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d103      	bne.n	8008d4a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	691a      	ldr	r2, [r3, #16]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f043 0204 	orr.w	r2, r3, #4
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	601a      	str	r2, [r3, #0]
}
 8008d62:	bf00      	nop
 8008d64:	3714      	adds	r7, #20
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr
 8008d6e:	bf00      	nop
 8008d70:	40010000 	.word	0x40010000
 8008d74:	40000400 	.word	0x40000400
 8008d78:	40000800 	.word	0x40000800
 8008d7c:	40000c00 	.word	0x40000c00
 8008d80:	40010400 	.word	0x40010400
 8008d84:	40014000 	.word	0x40014000
 8008d88:	40014400 	.word	0x40014400
 8008d8c:	40014800 	.word	0x40014800
 8008d90:	40001800 	.word	0x40001800
 8008d94:	40001c00 	.word	0x40001c00
 8008d98:	40002000 	.word	0x40002000

08008d9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b087      	sub	sp, #28
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6a1b      	ldr	r3, [r3, #32]
 8008dac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	f023 0201 	bic.w	r2, r3, #1
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	699b      	ldr	r3, [r3, #24]
 8008dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	011b      	lsls	r3, r3, #4
 8008dcc:	693a      	ldr	r2, [r7, #16]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	f023 030a 	bic.w	r3, r3, #10
 8008dd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	693a      	ldr	r2, [r7, #16]
 8008de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	697a      	ldr	r2, [r7, #20]
 8008dec:	621a      	str	r2, [r3, #32]
}
 8008dee:	bf00      	nop
 8008df0:	371c      	adds	r7, #28
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr

08008dfa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dfa:	b480      	push	{r7}
 8008dfc:	b087      	sub	sp, #28
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	60f8      	str	r0, [r7, #12]
 8008e02:	60b9      	str	r1, [r7, #8]
 8008e04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6a1b      	ldr	r3, [r3, #32]
 8008e10:	f023 0210 	bic.w	r2, r3, #16
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	031b      	lsls	r3, r3, #12
 8008e2a:	693a      	ldr	r2, [r7, #16]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	011b      	lsls	r3, r3, #4
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	693a      	ldr	r2, [r7, #16]
 8008e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	697a      	ldr	r2, [r7, #20]
 8008e4c:	621a      	str	r2, [r3, #32]
}
 8008e4e:	bf00      	nop
 8008e50:	371c      	adds	r7, #28
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr

08008e5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e5a:	b480      	push	{r7}
 8008e5c:	b085      	sub	sp, #20
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
 8008e62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e72:	683a      	ldr	r2, [r7, #0]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	f043 0307 	orr.w	r3, r3, #7
 8008e7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	68fa      	ldr	r2, [r7, #12]
 8008e82:	609a      	str	r2, [r3, #8]
}
 8008e84:	bf00      	nop
 8008e86:	3714      	adds	r7, #20
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b087      	sub	sp, #28
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	607a      	str	r2, [r7, #4]
 8008e9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008eaa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	021a      	lsls	r2, r3, #8
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	697a      	ldr	r2, [r7, #20]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	697a      	ldr	r2, [r7, #20]
 8008ec2:	609a      	str	r2, [r3, #8]
}
 8008ec4:	bf00      	nop
 8008ec6:	371c      	adds	r7, #28
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d101      	bne.n	8008ee8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ee4:	2302      	movs	r3, #2
 8008ee6:	e05a      	b.n	8008f9e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2201      	movs	r2, #1
 8008eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68fa      	ldr	r2, [r7, #12]
 8008f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a21      	ldr	r2, [pc, #132]	@ (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d022      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f34:	d01d      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d018      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a1b      	ldr	r2, [pc, #108]	@ (8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d013      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a1a      	ldr	r2, [pc, #104]	@ (8008fb8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d00e      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a18      	ldr	r2, [pc, #96]	@ (8008fbc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d009      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a17      	ldr	r2, [pc, #92]	@ (8008fc0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d004      	beq.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a15      	ldr	r2, [pc, #84]	@ (8008fc4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d10c      	bne.n	8008f8c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	68ba      	ldr	r2, [r7, #8]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	40010000 	.word	0x40010000
 8008fb0:	40000400 	.word	0x40000400
 8008fb4:	40000800 	.word	0x40000800
 8008fb8:	40000c00 	.word	0x40000c00
 8008fbc:	40010400 	.word	0x40010400
 8008fc0:	40014000 	.word	0x40014000
 8008fc4:	40001800 	.word	0x40001800

08008fc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d101      	bne.n	8009002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e042      	b.n	8009088 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009008:	b2db      	uxtb	r3, r3
 800900a:	2b00      	cmp	r3, #0
 800900c:	d106      	bne.n	800901c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f7fa fcf2 	bl	8003a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2224      	movs	r2, #36	@ 0x24
 8009020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68da      	ldr	r2, [r3, #12]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009032:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 fd1b 	bl	8009a70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	691a      	ldr	r2, [r3, #16]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009048:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	695a      	ldr	r2, [r3, #20]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009058:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68da      	ldr	r2, [r3, #12]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009068:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2200      	movs	r2, #0
 800906e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2220      	movs	r2, #32
 8009074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2220      	movs	r2, #32
 800907c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2200      	movs	r2, #0
 8009084:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3708      	adds	r7, #8
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	4613      	mov	r3, r2
 800909c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	d121      	bne.n	80090ee <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <HAL_UART_Transmit_IT+0x26>
 80090b0:	88fb      	ldrh	r3, [r7, #6]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e01a      	b.n	80090f0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	68ba      	ldr	r2, [r7, #8]
 80090be:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	88fa      	ldrh	r2, [r7, #6]
 80090c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	88fa      	ldrh	r2, [r7, #6]
 80090ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2200      	movs	r2, #0
 80090d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2221      	movs	r2, #33	@ 0x21
 80090d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68da      	ldr	r2, [r3, #12]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80090e8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80090ea:	2300      	movs	r3, #0
 80090ec:	e000      	b.n	80090f0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80090ee:	2302      	movs	r3, #2
  }
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	60f8      	str	r0, [r7, #12]
 8009104:	60b9      	str	r1, [r7, #8]
 8009106:	4613      	mov	r3, r2
 8009108:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009110:	b2db      	uxtb	r3, r3
 8009112:	2b20      	cmp	r3, #32
 8009114:	d112      	bne.n	800913c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d002      	beq.n	8009122 <HAL_UART_Receive_IT+0x26>
 800911c:	88fb      	ldrh	r3, [r7, #6]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d101      	bne.n	8009126 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e00b      	b.n	800913e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800912c:	88fb      	ldrh	r3, [r7, #6]
 800912e:	461a      	mov	r2, r3
 8009130:	68b9      	ldr	r1, [r7, #8]
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f000 fac8 	bl	80096c8 <UART_Start_Receive_IT>
 8009138:	4603      	mov	r3, r0
 800913a:	e000      	b.n	800913e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800913c:	2302      	movs	r3, #2
  }
}
 800913e:	4618      	mov	r0, r3
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
	...

08009148 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b0ba      	sub	sp, #232	@ 0xe8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	695b      	ldr	r3, [r3, #20]
 800916a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800916e:	2300      	movs	r3, #0
 8009170:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009174:	2300      	movs	r3, #0
 8009176:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800917a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800917e:	f003 030f 	and.w	r3, r3, #15
 8009182:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009186:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10f      	bne.n	80091ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800918e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009192:	f003 0320 	and.w	r3, r3, #32
 8009196:	2b00      	cmp	r3, #0
 8009198:	d009      	beq.n	80091ae <HAL_UART_IRQHandler+0x66>
 800919a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800919e:	f003 0320 	and.w	r3, r3, #32
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d003      	beq.n	80091ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fba4 	bl	80098f4 <UART_Receive_IT>
      return;
 80091ac:	e273      	b.n	8009696 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80091ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 80de 	beq.w	8009374 <HAL_UART_IRQHandler+0x22c>
 80091b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091bc:	f003 0301 	and.w	r3, r3, #1
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d106      	bne.n	80091d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80091c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091c8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f000 80d1 	beq.w	8009374 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091d6:	f003 0301 	and.w	r3, r3, #1
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d00b      	beq.n	80091f6 <HAL_UART_IRQHandler+0xae>
 80091de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d005      	beq.n	80091f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ee:	f043 0201 	orr.w	r2, r3, #1
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091fa:	f003 0304 	and.w	r3, r3, #4
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00b      	beq.n	800921a <HAL_UART_IRQHandler+0xd2>
 8009202:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	2b00      	cmp	r3, #0
 800920c:	d005      	beq.n	800921a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009212:	f043 0202 	orr.w	r2, r3, #2
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800921a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800921e:	f003 0302 	and.w	r3, r3, #2
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00b      	beq.n	800923e <HAL_UART_IRQHandler+0xf6>
 8009226:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	2b00      	cmp	r3, #0
 8009230:	d005      	beq.n	800923e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009236:	f043 0204 	orr.w	r2, r3, #4
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800923e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009242:	f003 0308 	and.w	r3, r3, #8
 8009246:	2b00      	cmp	r3, #0
 8009248:	d011      	beq.n	800926e <HAL_UART_IRQHandler+0x126>
 800924a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800924e:	f003 0320 	and.w	r3, r3, #32
 8009252:	2b00      	cmp	r3, #0
 8009254:	d105      	bne.n	8009262 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009256:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800925a:	f003 0301 	and.w	r3, r3, #1
 800925e:	2b00      	cmp	r3, #0
 8009260:	d005      	beq.n	800926e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009266:	f043 0208 	orr.w	r2, r3, #8
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009272:	2b00      	cmp	r3, #0
 8009274:	f000 820a 	beq.w	800968c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800927c:	f003 0320 	and.w	r3, r3, #32
 8009280:	2b00      	cmp	r3, #0
 8009282:	d008      	beq.n	8009296 <HAL_UART_IRQHandler+0x14e>
 8009284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009288:	f003 0320 	and.w	r3, r3, #32
 800928c:	2b00      	cmp	r3, #0
 800928e:	d002      	beq.n	8009296 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 fb2f 	bl	80098f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	695b      	ldr	r3, [r3, #20]
 800929c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092a0:	2b40      	cmp	r3, #64	@ 0x40
 80092a2:	bf0c      	ite	eq
 80092a4:	2301      	moveq	r3, #1
 80092a6:	2300      	movne	r3, #0
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092b2:	f003 0308 	and.w	r3, r3, #8
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d103      	bne.n	80092c2 <HAL_UART_IRQHandler+0x17a>
 80092ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d04f      	beq.n	8009362 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f000 fa3a 	bl	800973c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092d2:	2b40      	cmp	r3, #64	@ 0x40
 80092d4:	d141      	bne.n	800935a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3314      	adds	r3, #20
 80092dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092e4:	e853 3f00 	ldrex	r3, [r3]
 80092e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80092ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	3314      	adds	r3, #20
 80092fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009302:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009306:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800930e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009312:	e841 2300 	strex	r3, r2, [r1]
 8009316:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800931a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1d9      	bne.n	80092d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009326:	2b00      	cmp	r3, #0
 8009328:	d013      	beq.n	8009352 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800932e:	4a8a      	ldr	r2, [pc, #552]	@ (8009558 <HAL_UART_IRQHandler+0x410>)
 8009330:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009336:	4618      	mov	r0, r3
 8009338:	f7fa fed6 	bl	80040e8 <HAL_DMA_Abort_IT>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d016      	beq.n	8009370 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009348:	687a      	ldr	r2, [r7, #4]
 800934a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800934c:	4610      	mov	r0, r2
 800934e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009350:	e00e      	b.n	8009370 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 f9a2 	bl	800969c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009358:	e00a      	b.n	8009370 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f99e 	bl	800969c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009360:	e006      	b.n	8009370 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f000 f99a 	bl	800969c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800936e:	e18d      	b.n	800968c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009370:	bf00      	nop
    return;
 8009372:	e18b      	b.n	800968c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009378:	2b01      	cmp	r3, #1
 800937a:	f040 8167 	bne.w	800964c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800937e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009382:	f003 0310 	and.w	r3, r3, #16
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 8160 	beq.w	800964c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800938c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009390:	f003 0310 	and.w	r3, r3, #16
 8009394:	2b00      	cmp	r3, #0
 8009396:	f000 8159 	beq.w	800964c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800939a:	2300      	movs	r3, #0
 800939c:	60bb      	str	r3, [r7, #8]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	60bb      	str	r3, [r7, #8]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	60bb      	str	r3, [r7, #8]
 80093ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	695b      	ldr	r3, [r3, #20]
 80093b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ba:	2b40      	cmp	r3, #64	@ 0x40
 80093bc:	f040 80ce 	bne.w	800955c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 80a9 	beq.w	8009528 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093de:	429a      	cmp	r2, r3
 80093e0:	f080 80a2 	bcs.w	8009528 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093f0:	69db      	ldr	r3, [r3, #28]
 80093f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093f6:	f000 8088 	beq.w	800950a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	330c      	adds	r3, #12
 8009400:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009404:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009408:	e853 3f00 	ldrex	r3, [r3]
 800940c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009410:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009418:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	330c      	adds	r3, #12
 8009422:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009426:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800942a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009432:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009436:	e841 2300 	strex	r3, r2, [r1]
 800943a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800943e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1d9      	bne.n	80093fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	3314      	adds	r3, #20
 800944c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009450:	e853 3f00 	ldrex	r3, [r3]
 8009454:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009456:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009458:	f023 0301 	bic.w	r3, r3, #1
 800945c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	3314      	adds	r3, #20
 8009466:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800946a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800946e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009470:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009472:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009476:	e841 2300 	strex	r3, r2, [r1]
 800947a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800947c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1e1      	bne.n	8009446 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	3314      	adds	r3, #20
 8009488:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800948c:	e853 3f00 	ldrex	r3, [r3]
 8009490:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009492:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009494:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009498:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	3314      	adds	r3, #20
 80094a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80094a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094ae:	e841 2300 	strex	r3, r2, [r1]
 80094b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80094b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1e3      	bne.n	8009482 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2220      	movs	r2, #32
 80094be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	330c      	adds	r3, #12
 80094ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094d2:	e853 3f00 	ldrex	r3, [r3]
 80094d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094da:	f023 0310 	bic.w	r3, r3, #16
 80094de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	330c      	adds	r3, #12
 80094e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80094ec:	65ba      	str	r2, [r7, #88]	@ 0x58
 80094ee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094f4:	e841 2300 	strex	r3, r2, [r1]
 80094f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1e3      	bne.n	80094c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009504:	4618      	mov	r0, r3
 8009506:	f7fa fd7f 	bl	8004008 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2202      	movs	r2, #2
 800950e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009518:	b29b      	uxth	r3, r3
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	b29b      	uxth	r3, r3
 800951e:	4619      	mov	r1, r3
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 f8c5 	bl	80096b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009526:	e0b3      	b.n	8009690 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800952c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009530:	429a      	cmp	r2, r3
 8009532:	f040 80ad 	bne.w	8009690 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800953a:	69db      	ldr	r3, [r3, #28]
 800953c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009540:	f040 80a6 	bne.w	8009690 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2202      	movs	r2, #2
 8009548:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800954e:	4619      	mov	r1, r3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 f8ad 	bl	80096b0 <HAL_UARTEx_RxEventCallback>
      return;
 8009556:	e09b      	b.n	8009690 <HAL_UART_IRQHandler+0x548>
 8009558:	08009803 	.word	0x08009803
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009564:	b29b      	uxth	r3, r3
 8009566:	1ad3      	subs	r3, r2, r3
 8009568:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009570:	b29b      	uxth	r3, r3
 8009572:	2b00      	cmp	r3, #0
 8009574:	f000 808e 	beq.w	8009694 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 8089 	beq.w	8009694 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	330c      	adds	r3, #12
 8009588:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800958c:	e853 3f00 	ldrex	r3, [r3]
 8009590:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009594:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009598:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	330c      	adds	r3, #12
 80095a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80095a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80095a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095ae:	e841 2300 	strex	r3, r2, [r1]
 80095b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1e3      	bne.n	8009582 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	3314      	adds	r3, #20
 80095c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c4:	e853 3f00 	ldrex	r3, [r3]
 80095c8:	623b      	str	r3, [r7, #32]
   return(result);
 80095ca:	6a3b      	ldr	r3, [r7, #32]
 80095cc:	f023 0301 	bic.w	r3, r3, #1
 80095d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	3314      	adds	r3, #20
 80095da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80095de:	633a      	str	r2, [r7, #48]	@ 0x30
 80095e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095e6:	e841 2300 	strex	r3, r2, [r1]
 80095ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1e3      	bne.n	80095ba <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2220      	movs	r2, #32
 80095f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	330c      	adds	r3, #12
 8009606:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	e853 3f00 	ldrex	r3, [r3]
 800960e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f023 0310 	bic.w	r3, r3, #16
 8009616:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	330c      	adds	r3, #12
 8009620:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009624:	61fa      	str	r2, [r7, #28]
 8009626:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009628:	69b9      	ldr	r1, [r7, #24]
 800962a:	69fa      	ldr	r2, [r7, #28]
 800962c:	e841 2300 	strex	r3, r2, [r1]
 8009630:	617b      	str	r3, [r7, #20]
   return(result);
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1e3      	bne.n	8009600 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2202      	movs	r2, #2
 800963c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800963e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 f833 	bl	80096b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800964a:	e023      	b.n	8009694 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800964c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009654:	2b00      	cmp	r3, #0
 8009656:	d009      	beq.n	800966c <HAL_UART_IRQHandler+0x524>
 8009658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800965c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009660:	2b00      	cmp	r3, #0
 8009662:	d003      	beq.n	800966c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 f8dd 	bl	8009824 <UART_Transmit_IT>
    return;
 800966a:	e014      	b.n	8009696 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800966c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009674:	2b00      	cmp	r3, #0
 8009676:	d00e      	beq.n	8009696 <HAL_UART_IRQHandler+0x54e>
 8009678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800967c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009680:	2b00      	cmp	r3, #0
 8009682:	d008      	beq.n	8009696 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 f91d 	bl	80098c4 <UART_EndTransmit_IT>
    return;
 800968a:	e004      	b.n	8009696 <HAL_UART_IRQHandler+0x54e>
    return;
 800968c:	bf00      	nop
 800968e:	e002      	b.n	8009696 <HAL_UART_IRQHandler+0x54e>
      return;
 8009690:	bf00      	nop
 8009692:	e000      	b.n	8009696 <HAL_UART_IRQHandler+0x54e>
      return;
 8009694:	bf00      	nop
  }
}
 8009696:	37e8      	adds	r7, #232	@ 0xe8
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80096a4:	bf00      	nop
 80096a6:	370c      	adds	r7, #12
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr

080096b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	460b      	mov	r3, r1
 80096ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096bc:	bf00      	nop
 80096be:	370c      	adds	r7, #12
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	4613      	mov	r3, r2
 80096d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	88fa      	ldrh	r2, [r7, #6]
 80096e0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	88fa      	ldrh	r2, [r7, #6]
 80096e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2222      	movs	r2, #34	@ 0x22
 80096f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d007      	beq.n	800970e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	68da      	ldr	r2, [r3, #12]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800970c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	695a      	ldr	r2, [r3, #20]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f042 0201 	orr.w	r2, r2, #1
 800971c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	68da      	ldr	r2, [r3, #12]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f042 0220 	orr.w	r2, r2, #32
 800972c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3714      	adds	r7, #20
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800973c:	b480      	push	{r7}
 800973e:	b095      	sub	sp, #84	@ 0x54
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	330c      	adds	r3, #12
 800974a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800974c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800974e:	e853 3f00 	ldrex	r3, [r3]
 8009752:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800975a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	330c      	adds	r3, #12
 8009762:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009764:	643a      	str	r2, [r7, #64]	@ 0x40
 8009766:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800976a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800976c:	e841 2300 	strex	r3, r2, [r1]
 8009770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1e5      	bne.n	8009744 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	3314      	adds	r3, #20
 800977e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009780:	6a3b      	ldr	r3, [r7, #32]
 8009782:	e853 3f00 	ldrex	r3, [r3]
 8009786:	61fb      	str	r3, [r7, #28]
   return(result);
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	f023 0301 	bic.w	r3, r3, #1
 800978e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	3314      	adds	r3, #20
 8009796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800979a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800979e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097a0:	e841 2300 	strex	r3, r2, [r1]
 80097a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1e5      	bne.n	8009778 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d119      	bne.n	80097e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	330c      	adds	r3, #12
 80097ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	e853 3f00 	ldrex	r3, [r3]
 80097c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	f023 0310 	bic.w	r3, r3, #16
 80097ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	330c      	adds	r3, #12
 80097d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097d4:	61ba      	str	r2, [r7, #24]
 80097d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d8:	6979      	ldr	r1, [r7, #20]
 80097da:	69ba      	ldr	r2, [r7, #24]
 80097dc:	e841 2300 	strex	r3, r2, [r1]
 80097e0:	613b      	str	r3, [r7, #16]
   return(result);
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d1e5      	bne.n	80097b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2220      	movs	r2, #32
 80097ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80097f6:	bf00      	nop
 80097f8:	3754      	adds	r7, #84	@ 0x54
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr

08009802 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009802:	b580      	push	{r7, lr}
 8009804:	b084      	sub	sp, #16
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800980e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009816:	68f8      	ldr	r0, [r7, #12]
 8009818:	f7ff ff40 	bl	800969c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800981c:	bf00      	nop
 800981e:	3710      	adds	r7, #16
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009824:	b480      	push	{r7}
 8009826:	b085      	sub	sp, #20
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b21      	cmp	r3, #33	@ 0x21
 8009836:	d13e      	bne.n	80098b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009840:	d114      	bne.n	800986c <UART_Transmit_IT+0x48>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	691b      	ldr	r3, [r3, #16]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d110      	bne.n	800986c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	881b      	ldrh	r3, [r3, #0]
 8009854:	461a      	mov	r2, r3
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800985e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a1b      	ldr	r3, [r3, #32]
 8009864:	1c9a      	adds	r2, r3, #2
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	621a      	str	r2, [r3, #32]
 800986a:	e008      	b.n	800987e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6a1b      	ldr	r3, [r3, #32]
 8009870:	1c59      	adds	r1, r3, #1
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	6211      	str	r1, [r2, #32]
 8009876:	781a      	ldrb	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009882:	b29b      	uxth	r3, r3
 8009884:	3b01      	subs	r3, #1
 8009886:	b29b      	uxth	r3, r3
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	4619      	mov	r1, r3
 800988c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10f      	bne.n	80098b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68da      	ldr	r2, [r3, #12]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80098a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68da      	ldr	r2, [r3, #12]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	e000      	b.n	80098b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80098b6:	2302      	movs	r3, #2
  }
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68da      	ldr	r2, [r3, #12]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2220      	movs	r2, #32
 80098e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f7f7 f9d3 	bl	8000c90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3708      	adds	r7, #8
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b08c      	sub	sp, #48	@ 0x30
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80098fc:	2300      	movs	r3, #0
 80098fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009900:	2300      	movs	r3, #0
 8009902:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800990a:	b2db      	uxtb	r3, r3
 800990c:	2b22      	cmp	r3, #34	@ 0x22
 800990e:	f040 80aa 	bne.w	8009a66 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800991a:	d115      	bne.n	8009948 <UART_Receive_IT+0x54>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d111      	bne.n	8009948 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009928:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	b29b      	uxth	r3, r3
 8009932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009936:	b29a      	uxth	r2, r3
 8009938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800993a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009940:	1c9a      	adds	r2, r3, #2
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	629a      	str	r2, [r3, #40]	@ 0x28
 8009946:	e024      	b.n	8009992 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800994c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009956:	d007      	beq.n	8009968 <UART_Receive_IT+0x74>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10a      	bne.n	8009976 <UART_Receive_IT+0x82>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	691b      	ldr	r3, [r3, #16]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d106      	bne.n	8009976 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	b2da      	uxtb	r2, r3
 8009970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009972:	701a      	strb	r2, [r3, #0]
 8009974:	e008      	b.n	8009988 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	b2db      	uxtb	r3, r3
 800997e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009982:	b2da      	uxtb	r2, r3
 8009984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009986:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800998c:	1c5a      	adds	r2, r3, #1
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009996:	b29b      	uxth	r3, r3
 8009998:	3b01      	subs	r3, #1
 800999a:	b29b      	uxth	r3, r3
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	4619      	mov	r1, r3
 80099a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d15d      	bne.n	8009a62 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	68da      	ldr	r2, [r3, #12]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f022 0220 	bic.w	r2, r2, #32
 80099b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	68da      	ldr	r2, [r3, #12]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80099c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	695a      	ldr	r2, [r3, #20]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f022 0201 	bic.w	r2, r2, #1
 80099d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2220      	movs	r2, #32
 80099da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d135      	bne.n	8009a58 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	330c      	adds	r3, #12
 80099f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	613b      	str	r3, [r7, #16]
   return(result);
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	f023 0310 	bic.w	r3, r3, #16
 8009a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	330c      	adds	r3, #12
 8009a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a12:	623a      	str	r2, [r7, #32]
 8009a14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a16:	69f9      	ldr	r1, [r7, #28]
 8009a18:	6a3a      	ldr	r2, [r7, #32]
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1e5      	bne.n	80099f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 0310 	and.w	r3, r3, #16
 8009a30:	2b10      	cmp	r3, #16
 8009a32:	d10a      	bne.n	8009a4a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a34:	2300      	movs	r3, #0
 8009a36:	60fb      	str	r3, [r7, #12]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	60fb      	str	r3, [r7, #12]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	60fb      	str	r3, [r7, #12]
 8009a48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a4e:	4619      	mov	r1, r3
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f7ff fe2d 	bl	80096b0 <HAL_UARTEx_RxEventCallback>
 8009a56:	e002      	b.n	8009a5e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f7f7 f94d 	bl	8000cf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	e002      	b.n	8009a68 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009a62:	2300      	movs	r3, #0
 8009a64:	e000      	b.n	8009a68 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009a66:	2302      	movs	r3, #2
  }
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3730      	adds	r7, #48	@ 0x30
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a74:	b0c0      	sub	sp, #256	@ 0x100
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	691b      	ldr	r3, [r3, #16]
 8009a84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a8c:	68d9      	ldr	r1, [r3, #12]
 8009a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	ea40 0301 	orr.w	r3, r0, r1
 8009a98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a9e:	689a      	ldr	r2, [r3, #8]
 8009aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	431a      	orrs	r2, r3
 8009aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	431a      	orrs	r2, r3
 8009ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68db      	ldr	r3, [r3, #12]
 8009ac4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009ac8:	f021 010c 	bic.w	r1, r1, #12
 8009acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009ad6:	430b      	orrs	r3, r1
 8009ad8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	695b      	ldr	r3, [r3, #20]
 8009ae2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aea:	6999      	ldr	r1, [r3, #24]
 8009aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	ea40 0301 	orr.w	r3, r0, r1
 8009af6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	4b8f      	ldr	r3, [pc, #572]	@ (8009d3c <UART_SetConfig+0x2cc>)
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d005      	beq.n	8009b10 <UART_SetConfig+0xa0>
 8009b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b08:	681a      	ldr	r2, [r3, #0]
 8009b0a:	4b8d      	ldr	r3, [pc, #564]	@ (8009d40 <UART_SetConfig+0x2d0>)
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d104      	bne.n	8009b1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b10:	f7fe f8ee 	bl	8007cf0 <HAL_RCC_GetPCLK2Freq>
 8009b14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009b18:	e003      	b.n	8009b22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b1a:	f7fe f8d5 	bl	8007cc8 <HAL_RCC_GetPCLK1Freq>
 8009b1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b26:	69db      	ldr	r3, [r3, #28]
 8009b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b2c:	f040 810c 	bne.w	8009d48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b34:	2200      	movs	r2, #0
 8009b36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009b3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009b42:	4622      	mov	r2, r4
 8009b44:	462b      	mov	r3, r5
 8009b46:	1891      	adds	r1, r2, r2
 8009b48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009b4a:	415b      	adcs	r3, r3
 8009b4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009b52:	4621      	mov	r1, r4
 8009b54:	eb12 0801 	adds.w	r8, r2, r1
 8009b58:	4629      	mov	r1, r5
 8009b5a:	eb43 0901 	adc.w	r9, r3, r1
 8009b5e:	f04f 0200 	mov.w	r2, #0
 8009b62:	f04f 0300 	mov.w	r3, #0
 8009b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009b72:	4690      	mov	r8, r2
 8009b74:	4699      	mov	r9, r3
 8009b76:	4623      	mov	r3, r4
 8009b78:	eb18 0303 	adds.w	r3, r8, r3
 8009b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009b80:	462b      	mov	r3, r5
 8009b82:	eb49 0303 	adc.w	r3, r9, r3
 8009b86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009b9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	18db      	adds	r3, r3, r3
 8009ba2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ba4:	4613      	mov	r3, r2
 8009ba6:	eb42 0303 	adc.w	r3, r2, r3
 8009baa:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009bb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009bb4:	f7f6 fb94 	bl	80002e0 <__aeabi_uldivmod>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	460b      	mov	r3, r1
 8009bbc:	4b61      	ldr	r3, [pc, #388]	@ (8009d44 <UART_SetConfig+0x2d4>)
 8009bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8009bc2:	095b      	lsrs	r3, r3, #5
 8009bc4:	011c      	lsls	r4, r3, #4
 8009bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009bd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009bd8:	4642      	mov	r2, r8
 8009bda:	464b      	mov	r3, r9
 8009bdc:	1891      	adds	r1, r2, r2
 8009bde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009be0:	415b      	adcs	r3, r3
 8009be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009be4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009be8:	4641      	mov	r1, r8
 8009bea:	eb12 0a01 	adds.w	sl, r2, r1
 8009bee:	4649      	mov	r1, r9
 8009bf0:	eb43 0b01 	adc.w	fp, r3, r1
 8009bf4:	f04f 0200 	mov.w	r2, #0
 8009bf8:	f04f 0300 	mov.w	r3, #0
 8009bfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c08:	4692      	mov	sl, r2
 8009c0a:	469b      	mov	fp, r3
 8009c0c:	4643      	mov	r3, r8
 8009c0e:	eb1a 0303 	adds.w	r3, sl, r3
 8009c12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c16:	464b      	mov	r3, r9
 8009c18:	eb4b 0303 	adc.w	r3, fp, r3
 8009c1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	2200      	movs	r2, #0
 8009c28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009c30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c34:	460b      	mov	r3, r1
 8009c36:	18db      	adds	r3, r3, r3
 8009c38:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	eb42 0303 	adc.w	r3, r2, r3
 8009c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009c46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009c4a:	f7f6 fb49 	bl	80002e0 <__aeabi_uldivmod>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	460b      	mov	r3, r1
 8009c52:	4611      	mov	r1, r2
 8009c54:	4b3b      	ldr	r3, [pc, #236]	@ (8009d44 <UART_SetConfig+0x2d4>)
 8009c56:	fba3 2301 	umull	r2, r3, r3, r1
 8009c5a:	095b      	lsrs	r3, r3, #5
 8009c5c:	2264      	movs	r2, #100	@ 0x64
 8009c5e:	fb02 f303 	mul.w	r3, r2, r3
 8009c62:	1acb      	subs	r3, r1, r3
 8009c64:	00db      	lsls	r3, r3, #3
 8009c66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009c6a:	4b36      	ldr	r3, [pc, #216]	@ (8009d44 <UART_SetConfig+0x2d4>)
 8009c6c:	fba3 2302 	umull	r2, r3, r3, r2
 8009c70:	095b      	lsrs	r3, r3, #5
 8009c72:	005b      	lsls	r3, r3, #1
 8009c74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009c78:	441c      	add	r4, r3
 8009c7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009c84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009c88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009c8c:	4642      	mov	r2, r8
 8009c8e:	464b      	mov	r3, r9
 8009c90:	1891      	adds	r1, r2, r2
 8009c92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009c94:	415b      	adcs	r3, r3
 8009c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009c9c:	4641      	mov	r1, r8
 8009c9e:	1851      	adds	r1, r2, r1
 8009ca0:	6339      	str	r1, [r7, #48]	@ 0x30
 8009ca2:	4649      	mov	r1, r9
 8009ca4:	414b      	adcs	r3, r1
 8009ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ca8:	f04f 0200 	mov.w	r2, #0
 8009cac:	f04f 0300 	mov.w	r3, #0
 8009cb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009cb4:	4659      	mov	r1, fp
 8009cb6:	00cb      	lsls	r3, r1, #3
 8009cb8:	4651      	mov	r1, sl
 8009cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cbe:	4651      	mov	r1, sl
 8009cc0:	00ca      	lsls	r2, r1, #3
 8009cc2:	4610      	mov	r0, r2
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	4642      	mov	r2, r8
 8009cca:	189b      	adds	r3, r3, r2
 8009ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cd0:	464b      	mov	r3, r9
 8009cd2:	460a      	mov	r2, r1
 8009cd4:	eb42 0303 	adc.w	r3, r2, r3
 8009cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ce8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009cec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	18db      	adds	r3, r3, r3
 8009cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	eb42 0303 	adc.w	r3, r2, r3
 8009cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009d02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009d06:	f7f6 faeb 	bl	80002e0 <__aeabi_uldivmod>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d44 <UART_SetConfig+0x2d4>)
 8009d10:	fba3 1302 	umull	r1, r3, r3, r2
 8009d14:	095b      	lsrs	r3, r3, #5
 8009d16:	2164      	movs	r1, #100	@ 0x64
 8009d18:	fb01 f303 	mul.w	r3, r1, r3
 8009d1c:	1ad3      	subs	r3, r2, r3
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	3332      	adds	r3, #50	@ 0x32
 8009d22:	4a08      	ldr	r2, [pc, #32]	@ (8009d44 <UART_SetConfig+0x2d4>)
 8009d24:	fba2 2303 	umull	r2, r3, r2, r3
 8009d28:	095b      	lsrs	r3, r3, #5
 8009d2a:	f003 0207 	and.w	r2, r3, #7
 8009d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4422      	add	r2, r4
 8009d36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d38:	e106      	b.n	8009f48 <UART_SetConfig+0x4d8>
 8009d3a:	bf00      	nop
 8009d3c:	40011000 	.word	0x40011000
 8009d40:	40011400 	.word	0x40011400
 8009d44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009d56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009d5a:	4642      	mov	r2, r8
 8009d5c:	464b      	mov	r3, r9
 8009d5e:	1891      	adds	r1, r2, r2
 8009d60:	6239      	str	r1, [r7, #32]
 8009d62:	415b      	adcs	r3, r3
 8009d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d6a:	4641      	mov	r1, r8
 8009d6c:	1854      	adds	r4, r2, r1
 8009d6e:	4649      	mov	r1, r9
 8009d70:	eb43 0501 	adc.w	r5, r3, r1
 8009d74:	f04f 0200 	mov.w	r2, #0
 8009d78:	f04f 0300 	mov.w	r3, #0
 8009d7c:	00eb      	lsls	r3, r5, #3
 8009d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009d82:	00e2      	lsls	r2, r4, #3
 8009d84:	4614      	mov	r4, r2
 8009d86:	461d      	mov	r5, r3
 8009d88:	4643      	mov	r3, r8
 8009d8a:	18e3      	adds	r3, r4, r3
 8009d8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d90:	464b      	mov	r3, r9
 8009d92:	eb45 0303 	adc.w	r3, r5, r3
 8009d96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009da6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009daa:	f04f 0200 	mov.w	r2, #0
 8009dae:	f04f 0300 	mov.w	r3, #0
 8009db2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009db6:	4629      	mov	r1, r5
 8009db8:	008b      	lsls	r3, r1, #2
 8009dba:	4621      	mov	r1, r4
 8009dbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009dc0:	4621      	mov	r1, r4
 8009dc2:	008a      	lsls	r2, r1, #2
 8009dc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009dc8:	f7f6 fa8a 	bl	80002e0 <__aeabi_uldivmod>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	460b      	mov	r3, r1
 8009dd0:	4b60      	ldr	r3, [pc, #384]	@ (8009f54 <UART_SetConfig+0x4e4>)
 8009dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8009dd6:	095b      	lsrs	r3, r3, #5
 8009dd8:	011c      	lsls	r4, r3, #4
 8009dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dde:	2200      	movs	r2, #0
 8009de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009de4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009de8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009dec:	4642      	mov	r2, r8
 8009dee:	464b      	mov	r3, r9
 8009df0:	1891      	adds	r1, r2, r2
 8009df2:	61b9      	str	r1, [r7, #24]
 8009df4:	415b      	adcs	r3, r3
 8009df6:	61fb      	str	r3, [r7, #28]
 8009df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009dfc:	4641      	mov	r1, r8
 8009dfe:	1851      	adds	r1, r2, r1
 8009e00:	6139      	str	r1, [r7, #16]
 8009e02:	4649      	mov	r1, r9
 8009e04:	414b      	adcs	r3, r1
 8009e06:	617b      	str	r3, [r7, #20]
 8009e08:	f04f 0200 	mov.w	r2, #0
 8009e0c:	f04f 0300 	mov.w	r3, #0
 8009e10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e14:	4659      	mov	r1, fp
 8009e16:	00cb      	lsls	r3, r1, #3
 8009e18:	4651      	mov	r1, sl
 8009e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e1e:	4651      	mov	r1, sl
 8009e20:	00ca      	lsls	r2, r1, #3
 8009e22:	4610      	mov	r0, r2
 8009e24:	4619      	mov	r1, r3
 8009e26:	4603      	mov	r3, r0
 8009e28:	4642      	mov	r2, r8
 8009e2a:	189b      	adds	r3, r3, r2
 8009e2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e30:	464b      	mov	r3, r9
 8009e32:	460a      	mov	r2, r1
 8009e34:	eb42 0303 	adc.w	r3, r2, r3
 8009e38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009e48:	f04f 0200 	mov.w	r2, #0
 8009e4c:	f04f 0300 	mov.w	r3, #0
 8009e50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009e54:	4649      	mov	r1, r9
 8009e56:	008b      	lsls	r3, r1, #2
 8009e58:	4641      	mov	r1, r8
 8009e5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e5e:	4641      	mov	r1, r8
 8009e60:	008a      	lsls	r2, r1, #2
 8009e62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009e66:	f7f6 fa3b 	bl	80002e0 <__aeabi_uldivmod>
 8009e6a:	4602      	mov	r2, r0
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	4611      	mov	r1, r2
 8009e70:	4b38      	ldr	r3, [pc, #224]	@ (8009f54 <UART_SetConfig+0x4e4>)
 8009e72:	fba3 2301 	umull	r2, r3, r3, r1
 8009e76:	095b      	lsrs	r3, r3, #5
 8009e78:	2264      	movs	r2, #100	@ 0x64
 8009e7a:	fb02 f303 	mul.w	r3, r2, r3
 8009e7e:	1acb      	subs	r3, r1, r3
 8009e80:	011b      	lsls	r3, r3, #4
 8009e82:	3332      	adds	r3, #50	@ 0x32
 8009e84:	4a33      	ldr	r2, [pc, #204]	@ (8009f54 <UART_SetConfig+0x4e4>)
 8009e86:	fba2 2303 	umull	r2, r3, r2, r3
 8009e8a:	095b      	lsrs	r3, r3, #5
 8009e8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e90:	441c      	add	r4, r3
 8009e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e96:	2200      	movs	r2, #0
 8009e98:	673b      	str	r3, [r7, #112]	@ 0x70
 8009e9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8009e9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009ea0:	4642      	mov	r2, r8
 8009ea2:	464b      	mov	r3, r9
 8009ea4:	1891      	adds	r1, r2, r2
 8009ea6:	60b9      	str	r1, [r7, #8]
 8009ea8:	415b      	adcs	r3, r3
 8009eaa:	60fb      	str	r3, [r7, #12]
 8009eac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009eb0:	4641      	mov	r1, r8
 8009eb2:	1851      	adds	r1, r2, r1
 8009eb4:	6039      	str	r1, [r7, #0]
 8009eb6:	4649      	mov	r1, r9
 8009eb8:	414b      	adcs	r3, r1
 8009eba:	607b      	str	r3, [r7, #4]
 8009ebc:	f04f 0200 	mov.w	r2, #0
 8009ec0:	f04f 0300 	mov.w	r3, #0
 8009ec4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009ec8:	4659      	mov	r1, fp
 8009eca:	00cb      	lsls	r3, r1, #3
 8009ecc:	4651      	mov	r1, sl
 8009ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ed2:	4651      	mov	r1, sl
 8009ed4:	00ca      	lsls	r2, r1, #3
 8009ed6:	4610      	mov	r0, r2
 8009ed8:	4619      	mov	r1, r3
 8009eda:	4603      	mov	r3, r0
 8009edc:	4642      	mov	r2, r8
 8009ede:	189b      	adds	r3, r3, r2
 8009ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ee2:	464b      	mov	r3, r9
 8009ee4:	460a      	mov	r2, r1
 8009ee6:	eb42 0303 	adc.w	r3, r2, r3
 8009eea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ef6:	667a      	str	r2, [r7, #100]	@ 0x64
 8009ef8:	f04f 0200 	mov.w	r2, #0
 8009efc:	f04f 0300 	mov.w	r3, #0
 8009f00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009f04:	4649      	mov	r1, r9
 8009f06:	008b      	lsls	r3, r1, #2
 8009f08:	4641      	mov	r1, r8
 8009f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f0e:	4641      	mov	r1, r8
 8009f10:	008a      	lsls	r2, r1, #2
 8009f12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f16:	f7f6 f9e3 	bl	80002e0 <__aeabi_uldivmod>
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009f54 <UART_SetConfig+0x4e4>)
 8009f20:	fba3 1302 	umull	r1, r3, r3, r2
 8009f24:	095b      	lsrs	r3, r3, #5
 8009f26:	2164      	movs	r1, #100	@ 0x64
 8009f28:	fb01 f303 	mul.w	r3, r1, r3
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	011b      	lsls	r3, r3, #4
 8009f30:	3332      	adds	r3, #50	@ 0x32
 8009f32:	4a08      	ldr	r2, [pc, #32]	@ (8009f54 <UART_SetConfig+0x4e4>)
 8009f34:	fba2 2303 	umull	r2, r3, r2, r3
 8009f38:	095b      	lsrs	r3, r3, #5
 8009f3a:	f003 020f 	and.w	r2, r3, #15
 8009f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4422      	add	r2, r4
 8009f46:	609a      	str	r2, [r3, #8]
}
 8009f48:	bf00      	nop
 8009f4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f54:	51eb851f 	.word	0x51eb851f

08009f58 <sniprintf>:
 8009f58:	b40c      	push	{r2, r3}
 8009f5a:	b530      	push	{r4, r5, lr}
 8009f5c:	4b18      	ldr	r3, [pc, #96]	@ (8009fc0 <sniprintf+0x68>)
 8009f5e:	1e0c      	subs	r4, r1, #0
 8009f60:	681d      	ldr	r5, [r3, #0]
 8009f62:	b09d      	sub	sp, #116	@ 0x74
 8009f64:	da08      	bge.n	8009f78 <sniprintf+0x20>
 8009f66:	238b      	movs	r3, #139	@ 0x8b
 8009f68:	602b      	str	r3, [r5, #0]
 8009f6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f6e:	b01d      	add	sp, #116	@ 0x74
 8009f70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f74:	b002      	add	sp, #8
 8009f76:	4770      	bx	lr
 8009f78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009f7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009f80:	f04f 0300 	mov.w	r3, #0
 8009f84:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009f86:	bf14      	ite	ne
 8009f88:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009f8c:	4623      	moveq	r3, r4
 8009f8e:	9304      	str	r3, [sp, #16]
 8009f90:	9307      	str	r3, [sp, #28]
 8009f92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009f96:	9002      	str	r0, [sp, #8]
 8009f98:	9006      	str	r0, [sp, #24]
 8009f9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009f9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009fa0:	ab21      	add	r3, sp, #132	@ 0x84
 8009fa2:	a902      	add	r1, sp, #8
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	9301      	str	r3, [sp, #4]
 8009fa8:	f000 f900 	bl	800a1ac <_svfiprintf_r>
 8009fac:	1c43      	adds	r3, r0, #1
 8009fae:	bfbc      	itt	lt
 8009fb0:	238b      	movlt	r3, #139	@ 0x8b
 8009fb2:	602b      	strlt	r3, [r5, #0]
 8009fb4:	2c00      	cmp	r4, #0
 8009fb6:	d0da      	beq.n	8009f6e <sniprintf+0x16>
 8009fb8:	9b02      	ldr	r3, [sp, #8]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	701a      	strb	r2, [r3, #0]
 8009fbe:	e7d6      	b.n	8009f6e <sniprintf+0x16>
 8009fc0:	20000018 	.word	0x20000018

08009fc4 <siprintf>:
 8009fc4:	b40e      	push	{r1, r2, r3}
 8009fc6:	b510      	push	{r4, lr}
 8009fc8:	b09d      	sub	sp, #116	@ 0x74
 8009fca:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009fcc:	9002      	str	r0, [sp, #8]
 8009fce:	9006      	str	r0, [sp, #24]
 8009fd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009fd4:	480a      	ldr	r0, [pc, #40]	@ (800a000 <siprintf+0x3c>)
 8009fd6:	9107      	str	r1, [sp, #28]
 8009fd8:	9104      	str	r1, [sp, #16]
 8009fda:	490a      	ldr	r1, [pc, #40]	@ (800a004 <siprintf+0x40>)
 8009fdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fe0:	9105      	str	r1, [sp, #20]
 8009fe2:	2400      	movs	r4, #0
 8009fe4:	a902      	add	r1, sp, #8
 8009fe6:	6800      	ldr	r0, [r0, #0]
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009fec:	f000 f8de 	bl	800a1ac <_svfiprintf_r>
 8009ff0:	9b02      	ldr	r3, [sp, #8]
 8009ff2:	701c      	strb	r4, [r3, #0]
 8009ff4:	b01d      	add	sp, #116	@ 0x74
 8009ff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ffa:	b003      	add	sp, #12
 8009ffc:	4770      	bx	lr
 8009ffe:	bf00      	nop
 800a000:	20000018 	.word	0x20000018
 800a004:	ffff0208 	.word	0xffff0208

0800a008 <_vsiprintf_r>:
 800a008:	b510      	push	{r4, lr}
 800a00a:	b09a      	sub	sp, #104	@ 0x68
 800a00c:	2400      	movs	r4, #0
 800a00e:	9100      	str	r1, [sp, #0]
 800a010:	9104      	str	r1, [sp, #16]
 800a012:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a016:	9105      	str	r1, [sp, #20]
 800a018:	9102      	str	r1, [sp, #8]
 800a01a:	4905      	ldr	r1, [pc, #20]	@ (800a030 <_vsiprintf_r+0x28>)
 800a01c:	9103      	str	r1, [sp, #12]
 800a01e:	4669      	mov	r1, sp
 800a020:	9419      	str	r4, [sp, #100]	@ 0x64
 800a022:	f000 f8c3 	bl	800a1ac <_svfiprintf_r>
 800a026:	9b00      	ldr	r3, [sp, #0]
 800a028:	701c      	strb	r4, [r3, #0]
 800a02a:	b01a      	add	sp, #104	@ 0x68
 800a02c:	bd10      	pop	{r4, pc}
 800a02e:	bf00      	nop
 800a030:	ffff0208 	.word	0xffff0208

0800a034 <vsiprintf>:
 800a034:	4613      	mov	r3, r2
 800a036:	460a      	mov	r2, r1
 800a038:	4601      	mov	r1, r0
 800a03a:	4802      	ldr	r0, [pc, #8]	@ (800a044 <vsiprintf+0x10>)
 800a03c:	6800      	ldr	r0, [r0, #0]
 800a03e:	f7ff bfe3 	b.w	800a008 <_vsiprintf_r>
 800a042:	bf00      	nop
 800a044:	20000018 	.word	0x20000018

0800a048 <memset>:
 800a048:	4402      	add	r2, r0
 800a04a:	4603      	mov	r3, r0
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d100      	bne.n	800a052 <memset+0xa>
 800a050:	4770      	bx	lr
 800a052:	f803 1b01 	strb.w	r1, [r3], #1
 800a056:	e7f9      	b.n	800a04c <memset+0x4>

0800a058 <strncpy>:
 800a058:	b510      	push	{r4, lr}
 800a05a:	3901      	subs	r1, #1
 800a05c:	4603      	mov	r3, r0
 800a05e:	b132      	cbz	r2, 800a06e <strncpy+0x16>
 800a060:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a064:	f803 4b01 	strb.w	r4, [r3], #1
 800a068:	3a01      	subs	r2, #1
 800a06a:	2c00      	cmp	r4, #0
 800a06c:	d1f7      	bne.n	800a05e <strncpy+0x6>
 800a06e:	441a      	add	r2, r3
 800a070:	2100      	movs	r1, #0
 800a072:	4293      	cmp	r3, r2
 800a074:	d100      	bne.n	800a078 <strncpy+0x20>
 800a076:	bd10      	pop	{r4, pc}
 800a078:	f803 1b01 	strb.w	r1, [r3], #1
 800a07c:	e7f9      	b.n	800a072 <strncpy+0x1a>
	...

0800a080 <__errno>:
 800a080:	4b01      	ldr	r3, [pc, #4]	@ (800a088 <__errno+0x8>)
 800a082:	6818      	ldr	r0, [r3, #0]
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	20000018 	.word	0x20000018

0800a08c <__libc_init_array>:
 800a08c:	b570      	push	{r4, r5, r6, lr}
 800a08e:	4d0d      	ldr	r5, [pc, #52]	@ (800a0c4 <__libc_init_array+0x38>)
 800a090:	4c0d      	ldr	r4, [pc, #52]	@ (800a0c8 <__libc_init_array+0x3c>)
 800a092:	1b64      	subs	r4, r4, r5
 800a094:	10a4      	asrs	r4, r4, #2
 800a096:	2600      	movs	r6, #0
 800a098:	42a6      	cmp	r6, r4
 800a09a:	d109      	bne.n	800a0b0 <__libc_init_array+0x24>
 800a09c:	4d0b      	ldr	r5, [pc, #44]	@ (800a0cc <__libc_init_array+0x40>)
 800a09e:	4c0c      	ldr	r4, [pc, #48]	@ (800a0d0 <__libc_init_array+0x44>)
 800a0a0:	f000 fc64 	bl	800a96c <_init>
 800a0a4:	1b64      	subs	r4, r4, r5
 800a0a6:	10a4      	asrs	r4, r4, #2
 800a0a8:	2600      	movs	r6, #0
 800a0aa:	42a6      	cmp	r6, r4
 800a0ac:	d105      	bne.n	800a0ba <__libc_init_array+0x2e>
 800a0ae:	bd70      	pop	{r4, r5, r6, pc}
 800a0b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0b4:	4798      	blx	r3
 800a0b6:	3601      	adds	r6, #1
 800a0b8:	e7ee      	b.n	800a098 <__libc_init_array+0xc>
 800a0ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0be:	4798      	blx	r3
 800a0c0:	3601      	adds	r6, #1
 800a0c2:	e7f2      	b.n	800a0aa <__libc_init_array+0x1e>
 800a0c4:	0800ad10 	.word	0x0800ad10
 800a0c8:	0800ad10 	.word	0x0800ad10
 800a0cc:	0800ad10 	.word	0x0800ad10
 800a0d0:	0800ad14 	.word	0x0800ad14

0800a0d4 <__retarget_lock_acquire_recursive>:
 800a0d4:	4770      	bx	lr

0800a0d6 <__retarget_lock_release_recursive>:
 800a0d6:	4770      	bx	lr

0800a0d8 <memcpy>:
 800a0d8:	440a      	add	r2, r1
 800a0da:	4291      	cmp	r1, r2
 800a0dc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a0e0:	d100      	bne.n	800a0e4 <memcpy+0xc>
 800a0e2:	4770      	bx	lr
 800a0e4:	b510      	push	{r4, lr}
 800a0e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0ee:	4291      	cmp	r1, r2
 800a0f0:	d1f9      	bne.n	800a0e6 <memcpy+0xe>
 800a0f2:	bd10      	pop	{r4, pc}

0800a0f4 <__ssputs_r>:
 800a0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f8:	688e      	ldr	r6, [r1, #8]
 800a0fa:	461f      	mov	r7, r3
 800a0fc:	42be      	cmp	r6, r7
 800a0fe:	680b      	ldr	r3, [r1, #0]
 800a100:	4682      	mov	sl, r0
 800a102:	460c      	mov	r4, r1
 800a104:	4690      	mov	r8, r2
 800a106:	d82d      	bhi.n	800a164 <__ssputs_r+0x70>
 800a108:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a10c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a110:	d026      	beq.n	800a160 <__ssputs_r+0x6c>
 800a112:	6965      	ldr	r5, [r4, #20]
 800a114:	6909      	ldr	r1, [r1, #16]
 800a116:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a11a:	eba3 0901 	sub.w	r9, r3, r1
 800a11e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a122:	1c7b      	adds	r3, r7, #1
 800a124:	444b      	add	r3, r9
 800a126:	106d      	asrs	r5, r5, #1
 800a128:	429d      	cmp	r5, r3
 800a12a:	bf38      	it	cc
 800a12c:	461d      	movcc	r5, r3
 800a12e:	0553      	lsls	r3, r2, #21
 800a130:	d527      	bpl.n	800a182 <__ssputs_r+0x8e>
 800a132:	4629      	mov	r1, r5
 800a134:	f000 f958 	bl	800a3e8 <_malloc_r>
 800a138:	4606      	mov	r6, r0
 800a13a:	b360      	cbz	r0, 800a196 <__ssputs_r+0xa2>
 800a13c:	6921      	ldr	r1, [r4, #16]
 800a13e:	464a      	mov	r2, r9
 800a140:	f7ff ffca 	bl	800a0d8 <memcpy>
 800a144:	89a3      	ldrh	r3, [r4, #12]
 800a146:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a14a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a14e:	81a3      	strh	r3, [r4, #12]
 800a150:	6126      	str	r6, [r4, #16]
 800a152:	6165      	str	r5, [r4, #20]
 800a154:	444e      	add	r6, r9
 800a156:	eba5 0509 	sub.w	r5, r5, r9
 800a15a:	6026      	str	r6, [r4, #0]
 800a15c:	60a5      	str	r5, [r4, #8]
 800a15e:	463e      	mov	r6, r7
 800a160:	42be      	cmp	r6, r7
 800a162:	d900      	bls.n	800a166 <__ssputs_r+0x72>
 800a164:	463e      	mov	r6, r7
 800a166:	6820      	ldr	r0, [r4, #0]
 800a168:	4632      	mov	r2, r6
 800a16a:	4641      	mov	r1, r8
 800a16c:	f000 fb82 	bl	800a874 <memmove>
 800a170:	68a3      	ldr	r3, [r4, #8]
 800a172:	1b9b      	subs	r3, r3, r6
 800a174:	60a3      	str	r3, [r4, #8]
 800a176:	6823      	ldr	r3, [r4, #0]
 800a178:	4433      	add	r3, r6
 800a17a:	6023      	str	r3, [r4, #0]
 800a17c:	2000      	movs	r0, #0
 800a17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a182:	462a      	mov	r2, r5
 800a184:	f000 fb48 	bl	800a818 <_realloc_r>
 800a188:	4606      	mov	r6, r0
 800a18a:	2800      	cmp	r0, #0
 800a18c:	d1e0      	bne.n	800a150 <__ssputs_r+0x5c>
 800a18e:	6921      	ldr	r1, [r4, #16]
 800a190:	4650      	mov	r0, sl
 800a192:	f000 fb99 	bl	800a8c8 <_free_r>
 800a196:	230c      	movs	r3, #12
 800a198:	f8ca 3000 	str.w	r3, [sl]
 800a19c:	89a3      	ldrh	r3, [r4, #12]
 800a19e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1a2:	81a3      	strh	r3, [r4, #12]
 800a1a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1a8:	e7e9      	b.n	800a17e <__ssputs_r+0x8a>
	...

0800a1ac <_svfiprintf_r>:
 800a1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b0:	4698      	mov	r8, r3
 800a1b2:	898b      	ldrh	r3, [r1, #12]
 800a1b4:	061b      	lsls	r3, r3, #24
 800a1b6:	b09d      	sub	sp, #116	@ 0x74
 800a1b8:	4607      	mov	r7, r0
 800a1ba:	460d      	mov	r5, r1
 800a1bc:	4614      	mov	r4, r2
 800a1be:	d510      	bpl.n	800a1e2 <_svfiprintf_r+0x36>
 800a1c0:	690b      	ldr	r3, [r1, #16]
 800a1c2:	b973      	cbnz	r3, 800a1e2 <_svfiprintf_r+0x36>
 800a1c4:	2140      	movs	r1, #64	@ 0x40
 800a1c6:	f000 f90f 	bl	800a3e8 <_malloc_r>
 800a1ca:	6028      	str	r0, [r5, #0]
 800a1cc:	6128      	str	r0, [r5, #16]
 800a1ce:	b930      	cbnz	r0, 800a1de <_svfiprintf_r+0x32>
 800a1d0:	230c      	movs	r3, #12
 800a1d2:	603b      	str	r3, [r7, #0]
 800a1d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1d8:	b01d      	add	sp, #116	@ 0x74
 800a1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1de:	2340      	movs	r3, #64	@ 0x40
 800a1e0:	616b      	str	r3, [r5, #20]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1e6:	2320      	movs	r3, #32
 800a1e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1f0:	2330      	movs	r3, #48	@ 0x30
 800a1f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a390 <_svfiprintf_r+0x1e4>
 800a1f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1fa:	f04f 0901 	mov.w	r9, #1
 800a1fe:	4623      	mov	r3, r4
 800a200:	469a      	mov	sl, r3
 800a202:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a206:	b10a      	cbz	r2, 800a20c <_svfiprintf_r+0x60>
 800a208:	2a25      	cmp	r2, #37	@ 0x25
 800a20a:	d1f9      	bne.n	800a200 <_svfiprintf_r+0x54>
 800a20c:	ebba 0b04 	subs.w	fp, sl, r4
 800a210:	d00b      	beq.n	800a22a <_svfiprintf_r+0x7e>
 800a212:	465b      	mov	r3, fp
 800a214:	4622      	mov	r2, r4
 800a216:	4629      	mov	r1, r5
 800a218:	4638      	mov	r0, r7
 800a21a:	f7ff ff6b 	bl	800a0f4 <__ssputs_r>
 800a21e:	3001      	adds	r0, #1
 800a220:	f000 80a7 	beq.w	800a372 <_svfiprintf_r+0x1c6>
 800a224:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a226:	445a      	add	r2, fp
 800a228:	9209      	str	r2, [sp, #36]	@ 0x24
 800a22a:	f89a 3000 	ldrb.w	r3, [sl]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	f000 809f 	beq.w	800a372 <_svfiprintf_r+0x1c6>
 800a234:	2300      	movs	r3, #0
 800a236:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a23a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a23e:	f10a 0a01 	add.w	sl, sl, #1
 800a242:	9304      	str	r3, [sp, #16]
 800a244:	9307      	str	r3, [sp, #28]
 800a246:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a24a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a24c:	4654      	mov	r4, sl
 800a24e:	2205      	movs	r2, #5
 800a250:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a254:	484e      	ldr	r0, [pc, #312]	@ (800a390 <_svfiprintf_r+0x1e4>)
 800a256:	f7f5 fff3 	bl	8000240 <memchr>
 800a25a:	9a04      	ldr	r2, [sp, #16]
 800a25c:	b9d8      	cbnz	r0, 800a296 <_svfiprintf_r+0xea>
 800a25e:	06d0      	lsls	r0, r2, #27
 800a260:	bf44      	itt	mi
 800a262:	2320      	movmi	r3, #32
 800a264:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a268:	0711      	lsls	r1, r2, #28
 800a26a:	bf44      	itt	mi
 800a26c:	232b      	movmi	r3, #43	@ 0x2b
 800a26e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a272:	f89a 3000 	ldrb.w	r3, [sl]
 800a276:	2b2a      	cmp	r3, #42	@ 0x2a
 800a278:	d015      	beq.n	800a2a6 <_svfiprintf_r+0xfa>
 800a27a:	9a07      	ldr	r2, [sp, #28]
 800a27c:	4654      	mov	r4, sl
 800a27e:	2000      	movs	r0, #0
 800a280:	f04f 0c0a 	mov.w	ip, #10
 800a284:	4621      	mov	r1, r4
 800a286:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a28a:	3b30      	subs	r3, #48	@ 0x30
 800a28c:	2b09      	cmp	r3, #9
 800a28e:	d94b      	bls.n	800a328 <_svfiprintf_r+0x17c>
 800a290:	b1b0      	cbz	r0, 800a2c0 <_svfiprintf_r+0x114>
 800a292:	9207      	str	r2, [sp, #28]
 800a294:	e014      	b.n	800a2c0 <_svfiprintf_r+0x114>
 800a296:	eba0 0308 	sub.w	r3, r0, r8
 800a29a:	fa09 f303 	lsl.w	r3, r9, r3
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	9304      	str	r3, [sp, #16]
 800a2a2:	46a2      	mov	sl, r4
 800a2a4:	e7d2      	b.n	800a24c <_svfiprintf_r+0xa0>
 800a2a6:	9b03      	ldr	r3, [sp, #12]
 800a2a8:	1d19      	adds	r1, r3, #4
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	9103      	str	r1, [sp, #12]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	bfbb      	ittet	lt
 800a2b2:	425b      	neglt	r3, r3
 800a2b4:	f042 0202 	orrlt.w	r2, r2, #2
 800a2b8:	9307      	strge	r3, [sp, #28]
 800a2ba:	9307      	strlt	r3, [sp, #28]
 800a2bc:	bfb8      	it	lt
 800a2be:	9204      	strlt	r2, [sp, #16]
 800a2c0:	7823      	ldrb	r3, [r4, #0]
 800a2c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2c4:	d10a      	bne.n	800a2dc <_svfiprintf_r+0x130>
 800a2c6:	7863      	ldrb	r3, [r4, #1]
 800a2c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ca:	d132      	bne.n	800a332 <_svfiprintf_r+0x186>
 800a2cc:	9b03      	ldr	r3, [sp, #12]
 800a2ce:	1d1a      	adds	r2, r3, #4
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	9203      	str	r2, [sp, #12]
 800a2d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2d8:	3402      	adds	r4, #2
 800a2da:	9305      	str	r3, [sp, #20]
 800a2dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a3a0 <_svfiprintf_r+0x1f4>
 800a2e0:	7821      	ldrb	r1, [r4, #0]
 800a2e2:	2203      	movs	r2, #3
 800a2e4:	4650      	mov	r0, sl
 800a2e6:	f7f5 ffab 	bl	8000240 <memchr>
 800a2ea:	b138      	cbz	r0, 800a2fc <_svfiprintf_r+0x150>
 800a2ec:	9b04      	ldr	r3, [sp, #16]
 800a2ee:	eba0 000a 	sub.w	r0, r0, sl
 800a2f2:	2240      	movs	r2, #64	@ 0x40
 800a2f4:	4082      	lsls	r2, r0
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	3401      	adds	r4, #1
 800a2fa:	9304      	str	r3, [sp, #16]
 800a2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a300:	4824      	ldr	r0, [pc, #144]	@ (800a394 <_svfiprintf_r+0x1e8>)
 800a302:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a306:	2206      	movs	r2, #6
 800a308:	f7f5 ff9a 	bl	8000240 <memchr>
 800a30c:	2800      	cmp	r0, #0
 800a30e:	d036      	beq.n	800a37e <_svfiprintf_r+0x1d2>
 800a310:	4b21      	ldr	r3, [pc, #132]	@ (800a398 <_svfiprintf_r+0x1ec>)
 800a312:	bb1b      	cbnz	r3, 800a35c <_svfiprintf_r+0x1b0>
 800a314:	9b03      	ldr	r3, [sp, #12]
 800a316:	3307      	adds	r3, #7
 800a318:	f023 0307 	bic.w	r3, r3, #7
 800a31c:	3308      	adds	r3, #8
 800a31e:	9303      	str	r3, [sp, #12]
 800a320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a322:	4433      	add	r3, r6
 800a324:	9309      	str	r3, [sp, #36]	@ 0x24
 800a326:	e76a      	b.n	800a1fe <_svfiprintf_r+0x52>
 800a328:	fb0c 3202 	mla	r2, ip, r2, r3
 800a32c:	460c      	mov	r4, r1
 800a32e:	2001      	movs	r0, #1
 800a330:	e7a8      	b.n	800a284 <_svfiprintf_r+0xd8>
 800a332:	2300      	movs	r3, #0
 800a334:	3401      	adds	r4, #1
 800a336:	9305      	str	r3, [sp, #20]
 800a338:	4619      	mov	r1, r3
 800a33a:	f04f 0c0a 	mov.w	ip, #10
 800a33e:	4620      	mov	r0, r4
 800a340:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a344:	3a30      	subs	r2, #48	@ 0x30
 800a346:	2a09      	cmp	r2, #9
 800a348:	d903      	bls.n	800a352 <_svfiprintf_r+0x1a6>
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d0c6      	beq.n	800a2dc <_svfiprintf_r+0x130>
 800a34e:	9105      	str	r1, [sp, #20]
 800a350:	e7c4      	b.n	800a2dc <_svfiprintf_r+0x130>
 800a352:	fb0c 2101 	mla	r1, ip, r1, r2
 800a356:	4604      	mov	r4, r0
 800a358:	2301      	movs	r3, #1
 800a35a:	e7f0      	b.n	800a33e <_svfiprintf_r+0x192>
 800a35c:	ab03      	add	r3, sp, #12
 800a35e:	9300      	str	r3, [sp, #0]
 800a360:	462a      	mov	r2, r5
 800a362:	4b0e      	ldr	r3, [pc, #56]	@ (800a39c <_svfiprintf_r+0x1f0>)
 800a364:	a904      	add	r1, sp, #16
 800a366:	4638      	mov	r0, r7
 800a368:	f3af 8000 	nop.w
 800a36c:	1c42      	adds	r2, r0, #1
 800a36e:	4606      	mov	r6, r0
 800a370:	d1d6      	bne.n	800a320 <_svfiprintf_r+0x174>
 800a372:	89ab      	ldrh	r3, [r5, #12]
 800a374:	065b      	lsls	r3, r3, #25
 800a376:	f53f af2d 	bmi.w	800a1d4 <_svfiprintf_r+0x28>
 800a37a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a37c:	e72c      	b.n	800a1d8 <_svfiprintf_r+0x2c>
 800a37e:	ab03      	add	r3, sp, #12
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	462a      	mov	r2, r5
 800a384:	4b05      	ldr	r3, [pc, #20]	@ (800a39c <_svfiprintf_r+0x1f0>)
 800a386:	a904      	add	r1, sp, #16
 800a388:	4638      	mov	r0, r7
 800a38a:	f000 f91b 	bl	800a5c4 <_printf_i>
 800a38e:	e7ed      	b.n	800a36c <_svfiprintf_r+0x1c0>
 800a390:	0800acd4 	.word	0x0800acd4
 800a394:	0800acde 	.word	0x0800acde
 800a398:	00000000 	.word	0x00000000
 800a39c:	0800a0f5 	.word	0x0800a0f5
 800a3a0:	0800acda 	.word	0x0800acda

0800a3a4 <sbrk_aligned>:
 800a3a4:	b570      	push	{r4, r5, r6, lr}
 800a3a6:	4e0f      	ldr	r6, [pc, #60]	@ (800a3e4 <sbrk_aligned+0x40>)
 800a3a8:	460c      	mov	r4, r1
 800a3aa:	6831      	ldr	r1, [r6, #0]
 800a3ac:	4605      	mov	r5, r0
 800a3ae:	b911      	cbnz	r1, 800a3b6 <sbrk_aligned+0x12>
 800a3b0:	f000 fa7a 	bl	800a8a8 <_sbrk_r>
 800a3b4:	6030      	str	r0, [r6, #0]
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	f000 fa75 	bl	800a8a8 <_sbrk_r>
 800a3be:	1c43      	adds	r3, r0, #1
 800a3c0:	d103      	bne.n	800a3ca <sbrk_aligned+0x26>
 800a3c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ca:	1cc4      	adds	r4, r0, #3
 800a3cc:	f024 0403 	bic.w	r4, r4, #3
 800a3d0:	42a0      	cmp	r0, r4
 800a3d2:	d0f8      	beq.n	800a3c6 <sbrk_aligned+0x22>
 800a3d4:	1a21      	subs	r1, r4, r0
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	f000 fa66 	bl	800a8a8 <_sbrk_r>
 800a3dc:	3001      	adds	r0, #1
 800a3de:	d1f2      	bne.n	800a3c6 <sbrk_aligned+0x22>
 800a3e0:	e7ef      	b.n	800a3c2 <sbrk_aligned+0x1e>
 800a3e2:	bf00      	nop
 800a3e4:	20002848 	.word	0x20002848

0800a3e8 <_malloc_r>:
 800a3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3ec:	1ccd      	adds	r5, r1, #3
 800a3ee:	f025 0503 	bic.w	r5, r5, #3
 800a3f2:	3508      	adds	r5, #8
 800a3f4:	2d0c      	cmp	r5, #12
 800a3f6:	bf38      	it	cc
 800a3f8:	250c      	movcc	r5, #12
 800a3fa:	2d00      	cmp	r5, #0
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	db01      	blt.n	800a404 <_malloc_r+0x1c>
 800a400:	42a9      	cmp	r1, r5
 800a402:	d904      	bls.n	800a40e <_malloc_r+0x26>
 800a404:	230c      	movs	r3, #12
 800a406:	6033      	str	r3, [r6, #0]
 800a408:	2000      	movs	r0, #0
 800a40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a40e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4e4 <_malloc_r+0xfc>
 800a412:	f000 f9f5 	bl	800a800 <__malloc_lock>
 800a416:	f8d8 3000 	ldr.w	r3, [r8]
 800a41a:	461c      	mov	r4, r3
 800a41c:	bb44      	cbnz	r4, 800a470 <_malloc_r+0x88>
 800a41e:	4629      	mov	r1, r5
 800a420:	4630      	mov	r0, r6
 800a422:	f7ff ffbf 	bl	800a3a4 <sbrk_aligned>
 800a426:	1c43      	adds	r3, r0, #1
 800a428:	4604      	mov	r4, r0
 800a42a:	d158      	bne.n	800a4de <_malloc_r+0xf6>
 800a42c:	f8d8 4000 	ldr.w	r4, [r8]
 800a430:	4627      	mov	r7, r4
 800a432:	2f00      	cmp	r7, #0
 800a434:	d143      	bne.n	800a4be <_malloc_r+0xd6>
 800a436:	2c00      	cmp	r4, #0
 800a438:	d04b      	beq.n	800a4d2 <_malloc_r+0xea>
 800a43a:	6823      	ldr	r3, [r4, #0]
 800a43c:	4639      	mov	r1, r7
 800a43e:	4630      	mov	r0, r6
 800a440:	eb04 0903 	add.w	r9, r4, r3
 800a444:	f000 fa30 	bl	800a8a8 <_sbrk_r>
 800a448:	4581      	cmp	r9, r0
 800a44a:	d142      	bne.n	800a4d2 <_malloc_r+0xea>
 800a44c:	6821      	ldr	r1, [r4, #0]
 800a44e:	1a6d      	subs	r5, r5, r1
 800a450:	4629      	mov	r1, r5
 800a452:	4630      	mov	r0, r6
 800a454:	f7ff ffa6 	bl	800a3a4 <sbrk_aligned>
 800a458:	3001      	adds	r0, #1
 800a45a:	d03a      	beq.n	800a4d2 <_malloc_r+0xea>
 800a45c:	6823      	ldr	r3, [r4, #0]
 800a45e:	442b      	add	r3, r5
 800a460:	6023      	str	r3, [r4, #0]
 800a462:	f8d8 3000 	ldr.w	r3, [r8]
 800a466:	685a      	ldr	r2, [r3, #4]
 800a468:	bb62      	cbnz	r2, 800a4c4 <_malloc_r+0xdc>
 800a46a:	f8c8 7000 	str.w	r7, [r8]
 800a46e:	e00f      	b.n	800a490 <_malloc_r+0xa8>
 800a470:	6822      	ldr	r2, [r4, #0]
 800a472:	1b52      	subs	r2, r2, r5
 800a474:	d420      	bmi.n	800a4b8 <_malloc_r+0xd0>
 800a476:	2a0b      	cmp	r2, #11
 800a478:	d917      	bls.n	800a4aa <_malloc_r+0xc2>
 800a47a:	1961      	adds	r1, r4, r5
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	6025      	str	r5, [r4, #0]
 800a480:	bf18      	it	ne
 800a482:	6059      	strne	r1, [r3, #4]
 800a484:	6863      	ldr	r3, [r4, #4]
 800a486:	bf08      	it	eq
 800a488:	f8c8 1000 	streq.w	r1, [r8]
 800a48c:	5162      	str	r2, [r4, r5]
 800a48e:	604b      	str	r3, [r1, #4]
 800a490:	4630      	mov	r0, r6
 800a492:	f000 f9bb 	bl	800a80c <__malloc_unlock>
 800a496:	f104 000b 	add.w	r0, r4, #11
 800a49a:	1d23      	adds	r3, r4, #4
 800a49c:	f020 0007 	bic.w	r0, r0, #7
 800a4a0:	1ac2      	subs	r2, r0, r3
 800a4a2:	bf1c      	itt	ne
 800a4a4:	1a1b      	subne	r3, r3, r0
 800a4a6:	50a3      	strne	r3, [r4, r2]
 800a4a8:	e7af      	b.n	800a40a <_malloc_r+0x22>
 800a4aa:	6862      	ldr	r2, [r4, #4]
 800a4ac:	42a3      	cmp	r3, r4
 800a4ae:	bf0c      	ite	eq
 800a4b0:	f8c8 2000 	streq.w	r2, [r8]
 800a4b4:	605a      	strne	r2, [r3, #4]
 800a4b6:	e7eb      	b.n	800a490 <_malloc_r+0xa8>
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	6864      	ldr	r4, [r4, #4]
 800a4bc:	e7ae      	b.n	800a41c <_malloc_r+0x34>
 800a4be:	463c      	mov	r4, r7
 800a4c0:	687f      	ldr	r7, [r7, #4]
 800a4c2:	e7b6      	b.n	800a432 <_malloc_r+0x4a>
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	42a3      	cmp	r3, r4
 800a4ca:	d1fb      	bne.n	800a4c4 <_malloc_r+0xdc>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	6053      	str	r3, [r2, #4]
 800a4d0:	e7de      	b.n	800a490 <_malloc_r+0xa8>
 800a4d2:	230c      	movs	r3, #12
 800a4d4:	6033      	str	r3, [r6, #0]
 800a4d6:	4630      	mov	r0, r6
 800a4d8:	f000 f998 	bl	800a80c <__malloc_unlock>
 800a4dc:	e794      	b.n	800a408 <_malloc_r+0x20>
 800a4de:	6005      	str	r5, [r0, #0]
 800a4e0:	e7d6      	b.n	800a490 <_malloc_r+0xa8>
 800a4e2:	bf00      	nop
 800a4e4:	2000284c 	.word	0x2000284c

0800a4e8 <_printf_common>:
 800a4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ec:	4616      	mov	r6, r2
 800a4ee:	4698      	mov	r8, r3
 800a4f0:	688a      	ldr	r2, [r1, #8]
 800a4f2:	690b      	ldr	r3, [r1, #16]
 800a4f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	bfb8      	it	lt
 800a4fc:	4613      	movlt	r3, r2
 800a4fe:	6033      	str	r3, [r6, #0]
 800a500:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a504:	4607      	mov	r7, r0
 800a506:	460c      	mov	r4, r1
 800a508:	b10a      	cbz	r2, 800a50e <_printf_common+0x26>
 800a50a:	3301      	adds	r3, #1
 800a50c:	6033      	str	r3, [r6, #0]
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	0699      	lsls	r1, r3, #26
 800a512:	bf42      	ittt	mi
 800a514:	6833      	ldrmi	r3, [r6, #0]
 800a516:	3302      	addmi	r3, #2
 800a518:	6033      	strmi	r3, [r6, #0]
 800a51a:	6825      	ldr	r5, [r4, #0]
 800a51c:	f015 0506 	ands.w	r5, r5, #6
 800a520:	d106      	bne.n	800a530 <_printf_common+0x48>
 800a522:	f104 0a19 	add.w	sl, r4, #25
 800a526:	68e3      	ldr	r3, [r4, #12]
 800a528:	6832      	ldr	r2, [r6, #0]
 800a52a:	1a9b      	subs	r3, r3, r2
 800a52c:	42ab      	cmp	r3, r5
 800a52e:	dc26      	bgt.n	800a57e <_printf_common+0x96>
 800a530:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a534:	6822      	ldr	r2, [r4, #0]
 800a536:	3b00      	subs	r3, #0
 800a538:	bf18      	it	ne
 800a53a:	2301      	movne	r3, #1
 800a53c:	0692      	lsls	r2, r2, #26
 800a53e:	d42b      	bmi.n	800a598 <_printf_common+0xb0>
 800a540:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a544:	4641      	mov	r1, r8
 800a546:	4638      	mov	r0, r7
 800a548:	47c8      	blx	r9
 800a54a:	3001      	adds	r0, #1
 800a54c:	d01e      	beq.n	800a58c <_printf_common+0xa4>
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	6922      	ldr	r2, [r4, #16]
 800a552:	f003 0306 	and.w	r3, r3, #6
 800a556:	2b04      	cmp	r3, #4
 800a558:	bf02      	ittt	eq
 800a55a:	68e5      	ldreq	r5, [r4, #12]
 800a55c:	6833      	ldreq	r3, [r6, #0]
 800a55e:	1aed      	subeq	r5, r5, r3
 800a560:	68a3      	ldr	r3, [r4, #8]
 800a562:	bf0c      	ite	eq
 800a564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a568:	2500      	movne	r5, #0
 800a56a:	4293      	cmp	r3, r2
 800a56c:	bfc4      	itt	gt
 800a56e:	1a9b      	subgt	r3, r3, r2
 800a570:	18ed      	addgt	r5, r5, r3
 800a572:	2600      	movs	r6, #0
 800a574:	341a      	adds	r4, #26
 800a576:	42b5      	cmp	r5, r6
 800a578:	d11a      	bne.n	800a5b0 <_printf_common+0xc8>
 800a57a:	2000      	movs	r0, #0
 800a57c:	e008      	b.n	800a590 <_printf_common+0xa8>
 800a57e:	2301      	movs	r3, #1
 800a580:	4652      	mov	r2, sl
 800a582:	4641      	mov	r1, r8
 800a584:	4638      	mov	r0, r7
 800a586:	47c8      	blx	r9
 800a588:	3001      	adds	r0, #1
 800a58a:	d103      	bne.n	800a594 <_printf_common+0xac>
 800a58c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a594:	3501      	adds	r5, #1
 800a596:	e7c6      	b.n	800a526 <_printf_common+0x3e>
 800a598:	18e1      	adds	r1, r4, r3
 800a59a:	1c5a      	adds	r2, r3, #1
 800a59c:	2030      	movs	r0, #48	@ 0x30
 800a59e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a5a2:	4422      	add	r2, r4
 800a5a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a5a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a5ac:	3302      	adds	r3, #2
 800a5ae:	e7c7      	b.n	800a540 <_printf_common+0x58>
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	4641      	mov	r1, r8
 800a5b6:	4638      	mov	r0, r7
 800a5b8:	47c8      	blx	r9
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	d0e6      	beq.n	800a58c <_printf_common+0xa4>
 800a5be:	3601      	adds	r6, #1
 800a5c0:	e7d9      	b.n	800a576 <_printf_common+0x8e>
	...

0800a5c4 <_printf_i>:
 800a5c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c8:	7e0f      	ldrb	r7, [r1, #24]
 800a5ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5cc:	2f78      	cmp	r7, #120	@ 0x78
 800a5ce:	4691      	mov	r9, r2
 800a5d0:	4680      	mov	r8, r0
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	469a      	mov	sl, r3
 800a5d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a5da:	d807      	bhi.n	800a5ec <_printf_i+0x28>
 800a5dc:	2f62      	cmp	r7, #98	@ 0x62
 800a5de:	d80a      	bhi.n	800a5f6 <_printf_i+0x32>
 800a5e0:	2f00      	cmp	r7, #0
 800a5e2:	f000 80d1 	beq.w	800a788 <_printf_i+0x1c4>
 800a5e6:	2f58      	cmp	r7, #88	@ 0x58
 800a5e8:	f000 80b8 	beq.w	800a75c <_printf_i+0x198>
 800a5ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a5f4:	e03a      	b.n	800a66c <_printf_i+0xa8>
 800a5f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a5fa:	2b15      	cmp	r3, #21
 800a5fc:	d8f6      	bhi.n	800a5ec <_printf_i+0x28>
 800a5fe:	a101      	add	r1, pc, #4	@ (adr r1, 800a604 <_printf_i+0x40>)
 800a600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a604:	0800a65d 	.word	0x0800a65d
 800a608:	0800a671 	.word	0x0800a671
 800a60c:	0800a5ed 	.word	0x0800a5ed
 800a610:	0800a5ed 	.word	0x0800a5ed
 800a614:	0800a5ed 	.word	0x0800a5ed
 800a618:	0800a5ed 	.word	0x0800a5ed
 800a61c:	0800a671 	.word	0x0800a671
 800a620:	0800a5ed 	.word	0x0800a5ed
 800a624:	0800a5ed 	.word	0x0800a5ed
 800a628:	0800a5ed 	.word	0x0800a5ed
 800a62c:	0800a5ed 	.word	0x0800a5ed
 800a630:	0800a76f 	.word	0x0800a76f
 800a634:	0800a69b 	.word	0x0800a69b
 800a638:	0800a729 	.word	0x0800a729
 800a63c:	0800a5ed 	.word	0x0800a5ed
 800a640:	0800a5ed 	.word	0x0800a5ed
 800a644:	0800a791 	.word	0x0800a791
 800a648:	0800a5ed 	.word	0x0800a5ed
 800a64c:	0800a69b 	.word	0x0800a69b
 800a650:	0800a5ed 	.word	0x0800a5ed
 800a654:	0800a5ed 	.word	0x0800a5ed
 800a658:	0800a731 	.word	0x0800a731
 800a65c:	6833      	ldr	r3, [r6, #0]
 800a65e:	1d1a      	adds	r2, r3, #4
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	6032      	str	r2, [r6, #0]
 800a664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a668:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a66c:	2301      	movs	r3, #1
 800a66e:	e09c      	b.n	800a7aa <_printf_i+0x1e6>
 800a670:	6833      	ldr	r3, [r6, #0]
 800a672:	6820      	ldr	r0, [r4, #0]
 800a674:	1d19      	adds	r1, r3, #4
 800a676:	6031      	str	r1, [r6, #0]
 800a678:	0606      	lsls	r6, r0, #24
 800a67a:	d501      	bpl.n	800a680 <_printf_i+0xbc>
 800a67c:	681d      	ldr	r5, [r3, #0]
 800a67e:	e003      	b.n	800a688 <_printf_i+0xc4>
 800a680:	0645      	lsls	r5, r0, #25
 800a682:	d5fb      	bpl.n	800a67c <_printf_i+0xb8>
 800a684:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a688:	2d00      	cmp	r5, #0
 800a68a:	da03      	bge.n	800a694 <_printf_i+0xd0>
 800a68c:	232d      	movs	r3, #45	@ 0x2d
 800a68e:	426d      	negs	r5, r5
 800a690:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a694:	4858      	ldr	r0, [pc, #352]	@ (800a7f8 <_printf_i+0x234>)
 800a696:	230a      	movs	r3, #10
 800a698:	e011      	b.n	800a6be <_printf_i+0xfa>
 800a69a:	6821      	ldr	r1, [r4, #0]
 800a69c:	6833      	ldr	r3, [r6, #0]
 800a69e:	0608      	lsls	r0, r1, #24
 800a6a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a6a4:	d402      	bmi.n	800a6ac <_printf_i+0xe8>
 800a6a6:	0649      	lsls	r1, r1, #25
 800a6a8:	bf48      	it	mi
 800a6aa:	b2ad      	uxthmi	r5, r5
 800a6ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800a6ae:	4852      	ldr	r0, [pc, #328]	@ (800a7f8 <_printf_i+0x234>)
 800a6b0:	6033      	str	r3, [r6, #0]
 800a6b2:	bf14      	ite	ne
 800a6b4:	230a      	movne	r3, #10
 800a6b6:	2308      	moveq	r3, #8
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6be:	6866      	ldr	r6, [r4, #4]
 800a6c0:	60a6      	str	r6, [r4, #8]
 800a6c2:	2e00      	cmp	r6, #0
 800a6c4:	db05      	blt.n	800a6d2 <_printf_i+0x10e>
 800a6c6:	6821      	ldr	r1, [r4, #0]
 800a6c8:	432e      	orrs	r6, r5
 800a6ca:	f021 0104 	bic.w	r1, r1, #4
 800a6ce:	6021      	str	r1, [r4, #0]
 800a6d0:	d04b      	beq.n	800a76a <_printf_i+0x1a6>
 800a6d2:	4616      	mov	r6, r2
 800a6d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6d8:	fb03 5711 	mls	r7, r3, r1, r5
 800a6dc:	5dc7      	ldrb	r7, [r0, r7]
 800a6de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6e2:	462f      	mov	r7, r5
 800a6e4:	42bb      	cmp	r3, r7
 800a6e6:	460d      	mov	r5, r1
 800a6e8:	d9f4      	bls.n	800a6d4 <_printf_i+0x110>
 800a6ea:	2b08      	cmp	r3, #8
 800a6ec:	d10b      	bne.n	800a706 <_printf_i+0x142>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	07df      	lsls	r7, r3, #31
 800a6f2:	d508      	bpl.n	800a706 <_printf_i+0x142>
 800a6f4:	6923      	ldr	r3, [r4, #16]
 800a6f6:	6861      	ldr	r1, [r4, #4]
 800a6f8:	4299      	cmp	r1, r3
 800a6fa:	bfde      	ittt	le
 800a6fc:	2330      	movle	r3, #48	@ 0x30
 800a6fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a702:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a706:	1b92      	subs	r2, r2, r6
 800a708:	6122      	str	r2, [r4, #16]
 800a70a:	f8cd a000 	str.w	sl, [sp]
 800a70e:	464b      	mov	r3, r9
 800a710:	aa03      	add	r2, sp, #12
 800a712:	4621      	mov	r1, r4
 800a714:	4640      	mov	r0, r8
 800a716:	f7ff fee7 	bl	800a4e8 <_printf_common>
 800a71a:	3001      	adds	r0, #1
 800a71c:	d14a      	bne.n	800a7b4 <_printf_i+0x1f0>
 800a71e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a722:	b004      	add	sp, #16
 800a724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a728:	6823      	ldr	r3, [r4, #0]
 800a72a:	f043 0320 	orr.w	r3, r3, #32
 800a72e:	6023      	str	r3, [r4, #0]
 800a730:	4832      	ldr	r0, [pc, #200]	@ (800a7fc <_printf_i+0x238>)
 800a732:	2778      	movs	r7, #120	@ 0x78
 800a734:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a738:	6823      	ldr	r3, [r4, #0]
 800a73a:	6831      	ldr	r1, [r6, #0]
 800a73c:	061f      	lsls	r7, r3, #24
 800a73e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a742:	d402      	bmi.n	800a74a <_printf_i+0x186>
 800a744:	065f      	lsls	r7, r3, #25
 800a746:	bf48      	it	mi
 800a748:	b2ad      	uxthmi	r5, r5
 800a74a:	6031      	str	r1, [r6, #0]
 800a74c:	07d9      	lsls	r1, r3, #31
 800a74e:	bf44      	itt	mi
 800a750:	f043 0320 	orrmi.w	r3, r3, #32
 800a754:	6023      	strmi	r3, [r4, #0]
 800a756:	b11d      	cbz	r5, 800a760 <_printf_i+0x19c>
 800a758:	2310      	movs	r3, #16
 800a75a:	e7ad      	b.n	800a6b8 <_printf_i+0xf4>
 800a75c:	4826      	ldr	r0, [pc, #152]	@ (800a7f8 <_printf_i+0x234>)
 800a75e:	e7e9      	b.n	800a734 <_printf_i+0x170>
 800a760:	6823      	ldr	r3, [r4, #0]
 800a762:	f023 0320 	bic.w	r3, r3, #32
 800a766:	6023      	str	r3, [r4, #0]
 800a768:	e7f6      	b.n	800a758 <_printf_i+0x194>
 800a76a:	4616      	mov	r6, r2
 800a76c:	e7bd      	b.n	800a6ea <_printf_i+0x126>
 800a76e:	6833      	ldr	r3, [r6, #0]
 800a770:	6825      	ldr	r5, [r4, #0]
 800a772:	6961      	ldr	r1, [r4, #20]
 800a774:	1d18      	adds	r0, r3, #4
 800a776:	6030      	str	r0, [r6, #0]
 800a778:	062e      	lsls	r6, r5, #24
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	d501      	bpl.n	800a782 <_printf_i+0x1be>
 800a77e:	6019      	str	r1, [r3, #0]
 800a780:	e002      	b.n	800a788 <_printf_i+0x1c4>
 800a782:	0668      	lsls	r0, r5, #25
 800a784:	d5fb      	bpl.n	800a77e <_printf_i+0x1ba>
 800a786:	8019      	strh	r1, [r3, #0]
 800a788:	2300      	movs	r3, #0
 800a78a:	6123      	str	r3, [r4, #16]
 800a78c:	4616      	mov	r6, r2
 800a78e:	e7bc      	b.n	800a70a <_printf_i+0x146>
 800a790:	6833      	ldr	r3, [r6, #0]
 800a792:	1d1a      	adds	r2, r3, #4
 800a794:	6032      	str	r2, [r6, #0]
 800a796:	681e      	ldr	r6, [r3, #0]
 800a798:	6862      	ldr	r2, [r4, #4]
 800a79a:	2100      	movs	r1, #0
 800a79c:	4630      	mov	r0, r6
 800a79e:	f7f5 fd4f 	bl	8000240 <memchr>
 800a7a2:	b108      	cbz	r0, 800a7a8 <_printf_i+0x1e4>
 800a7a4:	1b80      	subs	r0, r0, r6
 800a7a6:	6060      	str	r0, [r4, #4]
 800a7a8:	6863      	ldr	r3, [r4, #4]
 800a7aa:	6123      	str	r3, [r4, #16]
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7b2:	e7aa      	b.n	800a70a <_printf_i+0x146>
 800a7b4:	6923      	ldr	r3, [r4, #16]
 800a7b6:	4632      	mov	r2, r6
 800a7b8:	4649      	mov	r1, r9
 800a7ba:	4640      	mov	r0, r8
 800a7bc:	47d0      	blx	sl
 800a7be:	3001      	adds	r0, #1
 800a7c0:	d0ad      	beq.n	800a71e <_printf_i+0x15a>
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	079b      	lsls	r3, r3, #30
 800a7c6:	d413      	bmi.n	800a7f0 <_printf_i+0x22c>
 800a7c8:	68e0      	ldr	r0, [r4, #12]
 800a7ca:	9b03      	ldr	r3, [sp, #12]
 800a7cc:	4298      	cmp	r0, r3
 800a7ce:	bfb8      	it	lt
 800a7d0:	4618      	movlt	r0, r3
 800a7d2:	e7a6      	b.n	800a722 <_printf_i+0x15e>
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	4632      	mov	r2, r6
 800a7d8:	4649      	mov	r1, r9
 800a7da:	4640      	mov	r0, r8
 800a7dc:	47d0      	blx	sl
 800a7de:	3001      	adds	r0, #1
 800a7e0:	d09d      	beq.n	800a71e <_printf_i+0x15a>
 800a7e2:	3501      	adds	r5, #1
 800a7e4:	68e3      	ldr	r3, [r4, #12]
 800a7e6:	9903      	ldr	r1, [sp, #12]
 800a7e8:	1a5b      	subs	r3, r3, r1
 800a7ea:	42ab      	cmp	r3, r5
 800a7ec:	dcf2      	bgt.n	800a7d4 <_printf_i+0x210>
 800a7ee:	e7eb      	b.n	800a7c8 <_printf_i+0x204>
 800a7f0:	2500      	movs	r5, #0
 800a7f2:	f104 0619 	add.w	r6, r4, #25
 800a7f6:	e7f5      	b.n	800a7e4 <_printf_i+0x220>
 800a7f8:	0800ace5 	.word	0x0800ace5
 800a7fc:	0800acf6 	.word	0x0800acf6

0800a800 <__malloc_lock>:
 800a800:	4801      	ldr	r0, [pc, #4]	@ (800a808 <__malloc_lock+0x8>)
 800a802:	f7ff bc67 	b.w	800a0d4 <__retarget_lock_acquire_recursive>
 800a806:	bf00      	nop
 800a808:	20002844 	.word	0x20002844

0800a80c <__malloc_unlock>:
 800a80c:	4801      	ldr	r0, [pc, #4]	@ (800a814 <__malloc_unlock+0x8>)
 800a80e:	f7ff bc62 	b.w	800a0d6 <__retarget_lock_release_recursive>
 800a812:	bf00      	nop
 800a814:	20002844 	.word	0x20002844

0800a818 <_realloc_r>:
 800a818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a81c:	4607      	mov	r7, r0
 800a81e:	4614      	mov	r4, r2
 800a820:	460d      	mov	r5, r1
 800a822:	b921      	cbnz	r1, 800a82e <_realloc_r+0x16>
 800a824:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a828:	4611      	mov	r1, r2
 800a82a:	f7ff bddd 	b.w	800a3e8 <_malloc_r>
 800a82e:	b92a      	cbnz	r2, 800a83c <_realloc_r+0x24>
 800a830:	f000 f84a 	bl	800a8c8 <_free_r>
 800a834:	4625      	mov	r5, r4
 800a836:	4628      	mov	r0, r5
 800a838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a83c:	f000 f88e 	bl	800a95c <_malloc_usable_size_r>
 800a840:	4284      	cmp	r4, r0
 800a842:	4606      	mov	r6, r0
 800a844:	d802      	bhi.n	800a84c <_realloc_r+0x34>
 800a846:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a84a:	d8f4      	bhi.n	800a836 <_realloc_r+0x1e>
 800a84c:	4621      	mov	r1, r4
 800a84e:	4638      	mov	r0, r7
 800a850:	f7ff fdca 	bl	800a3e8 <_malloc_r>
 800a854:	4680      	mov	r8, r0
 800a856:	b908      	cbnz	r0, 800a85c <_realloc_r+0x44>
 800a858:	4645      	mov	r5, r8
 800a85a:	e7ec      	b.n	800a836 <_realloc_r+0x1e>
 800a85c:	42b4      	cmp	r4, r6
 800a85e:	4622      	mov	r2, r4
 800a860:	4629      	mov	r1, r5
 800a862:	bf28      	it	cs
 800a864:	4632      	movcs	r2, r6
 800a866:	f7ff fc37 	bl	800a0d8 <memcpy>
 800a86a:	4629      	mov	r1, r5
 800a86c:	4638      	mov	r0, r7
 800a86e:	f000 f82b 	bl	800a8c8 <_free_r>
 800a872:	e7f1      	b.n	800a858 <_realloc_r+0x40>

0800a874 <memmove>:
 800a874:	4288      	cmp	r0, r1
 800a876:	b510      	push	{r4, lr}
 800a878:	eb01 0402 	add.w	r4, r1, r2
 800a87c:	d902      	bls.n	800a884 <memmove+0x10>
 800a87e:	4284      	cmp	r4, r0
 800a880:	4623      	mov	r3, r4
 800a882:	d807      	bhi.n	800a894 <memmove+0x20>
 800a884:	1e43      	subs	r3, r0, #1
 800a886:	42a1      	cmp	r1, r4
 800a888:	d008      	beq.n	800a89c <memmove+0x28>
 800a88a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a88e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a892:	e7f8      	b.n	800a886 <memmove+0x12>
 800a894:	4402      	add	r2, r0
 800a896:	4601      	mov	r1, r0
 800a898:	428a      	cmp	r2, r1
 800a89a:	d100      	bne.n	800a89e <memmove+0x2a>
 800a89c:	bd10      	pop	{r4, pc}
 800a89e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8a6:	e7f7      	b.n	800a898 <memmove+0x24>

0800a8a8 <_sbrk_r>:
 800a8a8:	b538      	push	{r3, r4, r5, lr}
 800a8aa:	4d06      	ldr	r5, [pc, #24]	@ (800a8c4 <_sbrk_r+0x1c>)
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	4604      	mov	r4, r0
 800a8b0:	4608      	mov	r0, r1
 800a8b2:	602b      	str	r3, [r5, #0]
 800a8b4:	f7f8 fea0 	bl	80035f8 <_sbrk>
 800a8b8:	1c43      	adds	r3, r0, #1
 800a8ba:	d102      	bne.n	800a8c2 <_sbrk_r+0x1a>
 800a8bc:	682b      	ldr	r3, [r5, #0]
 800a8be:	b103      	cbz	r3, 800a8c2 <_sbrk_r+0x1a>
 800a8c0:	6023      	str	r3, [r4, #0]
 800a8c2:	bd38      	pop	{r3, r4, r5, pc}
 800a8c4:	20002850 	.word	0x20002850

0800a8c8 <_free_r>:
 800a8c8:	b538      	push	{r3, r4, r5, lr}
 800a8ca:	4605      	mov	r5, r0
 800a8cc:	2900      	cmp	r1, #0
 800a8ce:	d041      	beq.n	800a954 <_free_r+0x8c>
 800a8d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8d4:	1f0c      	subs	r4, r1, #4
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	bfb8      	it	lt
 800a8da:	18e4      	addlt	r4, r4, r3
 800a8dc:	f7ff ff90 	bl	800a800 <__malloc_lock>
 800a8e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a958 <_free_r+0x90>)
 800a8e2:	6813      	ldr	r3, [r2, #0]
 800a8e4:	b933      	cbnz	r3, 800a8f4 <_free_r+0x2c>
 800a8e6:	6063      	str	r3, [r4, #4]
 800a8e8:	6014      	str	r4, [r2, #0]
 800a8ea:	4628      	mov	r0, r5
 800a8ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8f0:	f7ff bf8c 	b.w	800a80c <__malloc_unlock>
 800a8f4:	42a3      	cmp	r3, r4
 800a8f6:	d908      	bls.n	800a90a <_free_r+0x42>
 800a8f8:	6820      	ldr	r0, [r4, #0]
 800a8fa:	1821      	adds	r1, r4, r0
 800a8fc:	428b      	cmp	r3, r1
 800a8fe:	bf01      	itttt	eq
 800a900:	6819      	ldreq	r1, [r3, #0]
 800a902:	685b      	ldreq	r3, [r3, #4]
 800a904:	1809      	addeq	r1, r1, r0
 800a906:	6021      	streq	r1, [r4, #0]
 800a908:	e7ed      	b.n	800a8e6 <_free_r+0x1e>
 800a90a:	461a      	mov	r2, r3
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	b10b      	cbz	r3, 800a914 <_free_r+0x4c>
 800a910:	42a3      	cmp	r3, r4
 800a912:	d9fa      	bls.n	800a90a <_free_r+0x42>
 800a914:	6811      	ldr	r1, [r2, #0]
 800a916:	1850      	adds	r0, r2, r1
 800a918:	42a0      	cmp	r0, r4
 800a91a:	d10b      	bne.n	800a934 <_free_r+0x6c>
 800a91c:	6820      	ldr	r0, [r4, #0]
 800a91e:	4401      	add	r1, r0
 800a920:	1850      	adds	r0, r2, r1
 800a922:	4283      	cmp	r3, r0
 800a924:	6011      	str	r1, [r2, #0]
 800a926:	d1e0      	bne.n	800a8ea <_free_r+0x22>
 800a928:	6818      	ldr	r0, [r3, #0]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	6053      	str	r3, [r2, #4]
 800a92e:	4408      	add	r0, r1
 800a930:	6010      	str	r0, [r2, #0]
 800a932:	e7da      	b.n	800a8ea <_free_r+0x22>
 800a934:	d902      	bls.n	800a93c <_free_r+0x74>
 800a936:	230c      	movs	r3, #12
 800a938:	602b      	str	r3, [r5, #0]
 800a93a:	e7d6      	b.n	800a8ea <_free_r+0x22>
 800a93c:	6820      	ldr	r0, [r4, #0]
 800a93e:	1821      	adds	r1, r4, r0
 800a940:	428b      	cmp	r3, r1
 800a942:	bf04      	itt	eq
 800a944:	6819      	ldreq	r1, [r3, #0]
 800a946:	685b      	ldreq	r3, [r3, #4]
 800a948:	6063      	str	r3, [r4, #4]
 800a94a:	bf04      	itt	eq
 800a94c:	1809      	addeq	r1, r1, r0
 800a94e:	6021      	streq	r1, [r4, #0]
 800a950:	6054      	str	r4, [r2, #4]
 800a952:	e7ca      	b.n	800a8ea <_free_r+0x22>
 800a954:	bd38      	pop	{r3, r4, r5, pc}
 800a956:	bf00      	nop
 800a958:	2000284c 	.word	0x2000284c

0800a95c <_malloc_usable_size_r>:
 800a95c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a960:	1f18      	subs	r0, r3, #4
 800a962:	2b00      	cmp	r3, #0
 800a964:	bfbc      	itt	lt
 800a966:	580b      	ldrlt	r3, [r1, r0]
 800a968:	18c0      	addlt	r0, r0, r3
 800a96a:	4770      	bx	lr

0800a96c <_init>:
 800a96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a96e:	bf00      	nop
 800a970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a972:	bc08      	pop	{r3}
 800a974:	469e      	mov	lr, r3
 800a976:	4770      	bx	lr

0800a978 <_fini>:
 800a978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a97a:	bf00      	nop
 800a97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a97e:	bc08      	pop	{r3}
 800a980:	469e      	mov	lr, r3
 800a982:	4770      	bx	lr
