è„šæœ¬å¯åŠ¨äºŽ 2017å¹´06æœˆ03æ—¥ æ˜ŸæœŸå…­ 15æ—¶30åˆ†55ç§’
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/00-blank]1;..fpga/00-blank[0m[27m[24m[J[01;32mâžœ  [36m00-blank[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=script -f output.txt[20Dmake compile        [8D[?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/00-blank'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=3738351552', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=3738351552', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/yhs/clickp4_fpga/00-blank/bluesim/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/00-blank/bluesim/jni/ConnectalProjectConfig.h.new)
make -C bluesim --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDeclGenerated.bsv in path
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '3738351552']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/00-blank/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=3738351552 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/00-blank/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/00-blank/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv:/home/yhs/clickp4_fpga/00-blank:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDeclGenerated.bsv in path
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
syntax.preprocess /home/yhs/p4fpga/bsv/datapath/Program.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/datapath/Program.bsv: did not find included file ProgDeclGenerated.bsv in path
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/00-blank/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/00-blank/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/00-blank/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/00-blank/bluesim/jni/XsimMsgRequest.c
mkdir -p  /home/yhs/clickp4_fpga/00-blank/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/00-blank/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/00-blank/bluesim/jni/XsimMsgIndication.c
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/00-blank/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/00-blank/bluesim/jni/GeneratedCppCallbacks.cpp
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MainIndication.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MemServerIndication.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MainRequest.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MMURequest.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MMUIndication.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MemServerRequest.bsv]
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
g++ -O -g -I/home/yhs/clickp4_fpga/00-blank/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/00-blank/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/00-blank/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/poller.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/portal.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/00-blank/bluesim/lib/mem_model.o
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationInput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationInput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationWrapperMemPortalPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationWrapperMemPortalPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationOutputPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationOutputPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationOutput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationOutput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestWrapperMemPortalPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestWrapperMemPortalPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationInput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationInput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationProxySynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationProxySynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationInverter.sched
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestOutputPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationInverter.ba
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestOutputPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationInverterV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationInverterV.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationWrapperMemPortalPipes.sched
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestOutput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationWrapperMemPortalPipes.ba
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestOutput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationOutputPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationOutputPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationOutput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationOutput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestProxySynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestProxySynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInverter.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInverter.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInverterV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInverterV.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationInput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationInput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationProxySynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationProxySynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationInverter.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationInverter.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationWrapperMemPortalPipes.sched
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationInverterV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationWrapperMemPortalPipes.ba
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationInverterV.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationOutputPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationOutputPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInput.sched
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationOutput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationOutput.ba
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationProxySynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationProxySynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationInverter.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationInverter.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationInverterV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationInverterV.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestWrapperMemPortalPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestWrapperMemPortalPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestOutputPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestOutputPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestOutput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestOutput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestProxySynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestProxySynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInverter.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInverter.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInverterV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInverterV.ba
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestWrapperMemPortalPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestWrapperMemPortalPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestOutputPipes.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestOutputPipes.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestOutput.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestOutput.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestProxySynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestProxySynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInverter.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInverter.ba
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInverterV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInverterV.ba
Warning: "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 35, column 9: (T0054)
  Field not defined: `pins'
BSV_BO [ /home/yhs/connectal/bsv/XsimTop.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_init.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_cycle.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_msgSource_beat.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_msgSink_beat.ba
BSCSIM [mkXsimTop.ba]
Warning: Command line: (S0073)
  Duplicate directories were found in the path specified with the -p flag.
  Only the first occurrence will be used. The duplicates are:
    /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv
  Note that when the -bdir flag is used, that directory is automatically added
  to the head of the path.
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_init.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_cycle.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_msgSource_beat.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/dpi_msgSink_beat.ba
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=2
Compilation message: unFunnel Vector::Vector#(4, Pipe::PipeOut#(StructDefines::MetadataRequest))
Warning: "/home/yhs/connectal/bsv/Pipe.bsv", line 263, column 12: (G0043)
  Multiple reset signals influence rule `top_lMain_connect'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      top_lMain_prog_funnel_ff_0.enq top_lMain_prog_funnel_ff_0.i_notFull
    Reset 2 (top_lMain_runtime_localReset.gen_rst):
      top_lMain_runtime_0_outReqFifo.deq
      top_lMain_runtime_0_outReqFifo.first
      top_lMain_runtime_0_outReqFifo.i_notEmpty
  During elaboration of rule `connect' at "/home/yhs/connectal/bsv/Pipe.bsv",
  line 263, column 12.
  During elaboration of `mkConnection' at
  "/home/yhs/p4fpga/bsv/infra/Main.bsv", line 94, column 5.
  During elaboration of `Loop' at "/home/yhs/p4fpga/bsv/infra/Main.bsv", line
  93, column 3.
  During elaboration of `lMain' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 48,
  column 8.
  During elaboration of `top' at "/home/yhs/connectal/bsv/XsimTop.bsv", line
  138, column 8.
  During elaboration of `mkXsimTop' at "/home/yhs/connectal/bsv/XsimTop.bsv",
  line 128, column 8.
Compilation message: program Vector::Vector#(4, Pipe::PipeIn#(StructDefines::MetadataRequest)) runtime Vector::Vector#(1, StreamChannel::StreamRxChannel)
Warning: "/home/yhs/connectal/bsv/Pipe.bsv", line 263, column 12: (G0043)
  Multiple reset signals influence rule `top_lMain_connect'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      top_lMain_prog_funnel_ff_1.enq top_lMain_prog_funnel_ff_1.i_notFull
    Reset 2 (top_lMain_runtime_localReset.gen_rst):
      top_lMain_runtime_0_hostchan_outReqFifo.deq
      top_lMain_runtime_0_hostchan_outReqFifo.first
      top_lMain_runtime_0_hostchan_outReqFifo.i_notEmpty
  During elaboration of rule `connect' at "/home/yhs/connectal/bsv/Pipe.bsv",
  line 263, column 12.
  During elaboration of `mkConnection' at
  "/home/yhs/p4fpga/bsv/infra/Main.bsv", line 100, column 5.
  During elaboration of `Loop' at "/home/yhs/p4fpga/bsv/infra/Main.bsv", line
  98, column 3.
  During elaboration of `lMain' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 48,
  column 8.
  During elaboration of `top' at "/home/yhs/connectal/bsv/XsimTop.bsv", line
  138, column 8.
  During elaboration of `mkXsimTop' at "/home/yhs/connectal/bsv/XsimTop.bsv",
  line 128, column 8.
Compilation message: "/home/yhs/p4fpga/bsv/infra/Main.bsv", line 104, column 12: Generating pktgen/pktcap channels.
Compilation message: "/home/yhs/p4fpga/bsv/infra/Main.bsv", line 111, column 77: Generating channel 3 :metadata generation
Warning: "/home/yhs/connectal/bsv/Pipe.bsv", line 263, column 12: (G0043)
  Multiple reset signals influence rule `top_lMain_connect'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      top_lMain_prog_demux_rv_buff_0_0_0.deq
      top_lMain_prog_demux_rv_buff_0_0_0.first
      top_lMain_prog_demux_rv_buff_0_0_0.i_notEmpty
    Reset 2 (top_lMain_runtime_localReset.gen_rst):
      top_lMain_runtime_meta_ff_0.enq top_lMain_runtime_meta_ff_0.i_notFull
  During elaboration of rule `connect' at "/home/yhs/connectal/bsv/Pipe.bsv",
  line 263, column 12.
  During elaboration of `mkConnection' at
  "/home/yhs/p4fpga/bsv/infra/Main.bsv", line 117, column 5.
  During elaboration of `Loop' at "/home/yhs/p4fpga/bsv/infra/Main.bsv", line
  116, column 3.
  During elaboration of `lMain' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 48,
  column 8.
  During elaboration of `top' at "/home/yhs/connectal/bsv/XsimTop.bsv", line
  138, column 8.
  During elaboration of `mkXsimTop' at "/home/yhs/connectal/bsv/XsimTop.bsv",
  line 128, column 8.
Warning: "/home/yhs/connectal/bsv/Pipe.bsv", line 263, column 12: (G0043)
  Multiple reset signals influence rule `top_lMain_connect'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      top_lMain_prog_demux_rv_buff_0_0_1.deq
      top_lMain_prog_demux_rv_buff_0_0_1.first
      top_lMain_prog_demux_rv_buff_0_0_1.i_notEmpty
    Reset 2 (top_lMain_runtime_localReset.gen_rst):
      top_lMain_runtime_meta_ff_1.enq top_lMain_runtime_meta_ff_1.i_notFull
  During elaboration of rule `connect' at "/home/yhs/connectal/bsv/Pipe.bsv",
  line 263, column 12.
  During elaboration of `mkConnection' at
  "/home/yhs/p4fpga/bsv/infra/Main.bsv", line 117, column 5.
  During elaboration of `Loop' at "/home/yhs/p4fpga/bsv/infra/Main.bsv", line
  116, column 3.
  During elaboration of `lMain' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 48,
  column 8.
  During elaboration of `top' at "/home/yhs/connectal/bsv/XsimTop.bsv", line
  138, column 8.
  During elaboration of `mkXsimTop' at "/home/yhs/connectal/bsv/XsimTop.bsv",
  line 128, column 8.
Warning: "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MainRequest.bsv", line 155, column 10: (G0043)
  Multiple reset signals influence rule `top_handle_writePacketData_request'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      top_lMainRequestInput.RDY_pipes_writePacketData_PipeOut_deq at "/home/yhs/connectal/bsv/Pipe.bsv", line 45, column 18,
      top_lMainRequestInput.RDY_pipes_writePacketData_PipeOut_first at "/home/yhs/connectal/bsv/Pipe.bsv", line 44, column 13,
      top_lMainRequestInput.pipes_writePacketData_PipeOut_deq at "/home/yhs/connectal/bsv/Pipe.bsv", line 45, column 18,
      top_lMainRequestInput.pipes_writePacketData_PipeOut_first at "/home/yhs/connectal/bsv/Pipe.bsv", line 44, column 13,
    Reset 2 (top_lMain_runtime_localReset.gen_rst):
      top_lMain_runtime_0_pktBuff.RDY_writeServer_enq at "/home/yhs/connectal/bsv/Pipe.bsv", line 39, column 18,
      top_lMain_runtime_0_pktBuff.writeServer_enq at "/home/yhs/connectal/bsv/Pipe.bsv", line 39, column 18,
  During elaboration of rule `handle_writePacketData_request' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MainRequest.bsv", line
  155, column 10.
  During elaboration of `mkConnection' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 50,
  column 4.
  During elaboration of `top' at "/home/yhs/connectal/bsv/XsimTop.bsv", line
  138, column 8.
  During elaboration of `mkXsimTop' at "/home/yhs/connectal/bsv/XsimTop.bsv",
  line 128, column 8.
Warning: "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MainRequest.bsv", line 160, column 10: (G0043)
  Multiple reset signals influence rule `top_handle_set_verbosity_request'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      top_lMainRequestInput.RDY_pipes_set_verbosity_PipeOut_deq at "/home/yhs/connectal/bsv/Pipe.bsv", line 45, column 18,
      top_lMainRequestInput.RDY_pipes_set_verbosity_PipeOut_first at "/home/yhs/connectal/bsv/Pipe.bsv", line 44, column 13,
      top_lMainRequestInput.pipes_set_verbosity_PipeOut_deq at "/home/yhs/connectal/bsv/Pipe.bsv", line 45, column 18,
      top_lMainRequestInput.pipes_set_verbosity_PipeOut_first at "/home/yhs/connectal/bsv/Pipe.bsv", line 44, column 13,
      top_lMain_pktgen_0_verbose_sync_ff.RDY_enq
      top_lMain_pktgen_0_verbose_sync_ff.enq
    Reset 2 (top_lMain_runtime_localReset.gen_rst):
      top_lMain_runtime_0_verbose_ff.enq
      top_lMain_runtime_0_verbose_ff.i_notFull
      top_lMain_runtime_0_verbose_ff_1.enq
      top_lMain_runtime_0_verbose_ff_1.i_notFull
      top_lMain_runtime_0_verbose_ff_2.enq
      top_lMain_runtime_0_verbose_ff_2.i_notFull
      top_lMain_runtime_0_verbose_ff_3.enq
      top_lMain_runtime_0_verbose_ff_3.i_notFull
      top_lMain_runtime_1_verbose_ff.enq
      top_lMain_runtime_1_verbose_ff.i_notFull
  During elaboration of rule `handle_set_verbosity_request' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/MainRequest.bsv", line
  160, column 10.
  During elaboration of `mkConnection' at
  "/home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv/Top.bsv", line 50,
  column 4.
  During elaboration of `top' at "/home/yhs/connectal/bsv/XsimTop.bsv", line
  138, column 8.
  During elaboration of `mkXsimTop' at "/home/yhs/connectal/bsv/XsimTop.bsv",
  line 128, column 8.
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "top_lMain_pktgen_0_r_clock_cross" was treated as more urgent than
  "top_lMain_pktgen_0_pktgen_enqueue_packet". Conflicts:
    "top_lMain_pktgen_0_r_clock_cross" cannot fire before "top_lMain_pktgen_0_pktgen_enqueue_packet":
      calls to
	top_lMain_pktgen_0_pktgen_buff_pwEnqueue.wset vs. top_lMain_pktgen_0_pktgen_buff_pwEnqueue.wset
	top_lMain_pktgen_0_pktgen_buff_wDataIn.wset vs. top_lMain_pktgen_0_pktgen_buff_wDataIn.wset
    "top_lMain_pktgen_0_pktgen_enqueue_packet" cannot fire before "top_lMain_pktgen_0_r_clock_cross":
      calls to
	top_lMain_pktgen_0_pktgen_buff_pwEnqueue.wset vs. top_lMain_pktgen_0_pktgen_buff_pwEnqueue.wset
	top_lMain_pktgen_0_pktgen_buff_wDataIn.wset vs. top_lMain_pktgen_0_pktgen_buff_wDataIn.wset
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "top_lMain_pktgen_0_r_clock_cross" was treated as more urgent than
  "top_lMain_pktgen_0_pktgen_drainBufferPayload". Conflicts:
    "top_lMain_pktgen_0_r_clock_cross" cannot fire before "top_lMain_pktgen_0_pktgen_drainBufferPayload":
      calls to
	top_lMain_pktgen_0_pktgen_traceLen.write vs. top_lMain_pktgen_0_pktgen_traceLen.read
    "top_lMain_pktgen_0_pktgen_drainBufferPayload" cannot fire before "top_lMain_pktgen_0_r_clock_cross":
      calls to
	top_lMain_pktgen_0_pktgen_traceLen.write vs. top_lMain_pktgen_0_pktgen_traceLen.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "top_lMain_pktgen_0_r_start" was treated as more urgent than
  "top_lMain_pktgen_0_pktgen_drainBufferPayload". Conflicts:
    "top_lMain_pktgen_0_r_start" cannot fire before "top_lMain_pktgen_0_pktgen_drainBufferPayload":
      calls to
	top_lMain_pktgen_0_pktgen_pktCount.write vs. top_lMain_pktgen_0_pktgen_pktCount.read
	top_lMain_pktgen_0_pktgen_started.write vs. top_lMain_pktgen_0_pktgen_started.read
    "top_lMain_pktgen_0_pktgen_drainBufferPayload" cannot fire before "top_lMain_pktgen_0_r_start":
      calls to
	top_lMain_pktgen_0_pktgen_traceLen.write vs. top_lMain_pktgen_0_pktgen_traceLen.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "top_handle_pktgen_stop_request" was treated as more urgent than
  "top_lMain_api_rl_pktgen_start". Conflicts:
    "top_handle_pktgen_stop_request" cannot fire before "top_lMain_api_rl_pktgen_start":
      calls to
	top_lMain_pktgen_0_started.write vs. top_lMain_pktgen_0_started.read
    "top_lMain_api_rl_pktgen_start" cannot fire before "top_handle_pktgen_stop_request":
      calls to
	top_lMain_pktgen_0_started.write vs. top_lMain_pktgen_0_started.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "lMemServer_reader_readers_0_tag_completed". Conflicts:
    "mkConnectionGetPut" cannot fire before "lMemServer_reader_readers_0_tag_completed":
      calls to
	lMemServer_reader_readers_0_serverProcessing_memory.b_put vs. lMemServer_reader_readers_0_serverProcessing_memory.b_put
	lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp.wset vs. lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp.wset
    "lMemServer_reader_readers_0_tag_completed" cannot fire before "mkConnectionGetPut":
      calls to
	lMemServer_reader_readers_0_serverProcessing_memory.b_put vs. lMemServer_reader_readers_0_serverProcessing_memory.b_put
	lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp.wset vs. lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp.wset
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_reader_mmuEntry" was treated as more urgent than
  "lMemServer_reader_readers_0_checkMmuResp". Conflicts:
    "lMemServer_reader_mmuEntry" cannot fire before "lMemServer_reader_readers_0_checkMmuResp":
      calls to lMMU_mmu.addr_0_response_get vs. lMMU_mmu.addr_0_response_get
    "lMemServer_reader_readers_0_checkMmuResp" cannot fire before "lMemServer_reader_mmuEntry":
      calls to lMMU_mmu.addr_0_response_get vs. lMMU_mmu.addr_0_response_get
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_reader_readers_0_checkMmuResp" was treated as more urgent
  than "lMemServer_reader_readers_0_read_data". Conflicts:
    "lMemServer_reader_readers_0_checkMmuResp" cannot fire before "lMemServer_reader_readers_0_read_data":
      calls to
	lMemServer_reader_readers_0_clientBurstLen.upd vs. lMemServer_reader_readers_0_clientBurstLen.upd
	lMemServer_reader_readers_0_clientBurstLen.upd vs. lMemServer_reader_readers_0_clientBurstLen.sub
    "lMemServer_reader_readers_0_read_data" cannot fire before "lMemServer_reader_readers_0_checkMmuResp":
      calls to
	lMemServer_reader_readers_0_clientBurstLen.upd vs. lMemServer_reader_readers_0_clientBurstLen.upd
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "handle_stateDbg_request" was treated as more urgent than
  "lMemServer_reader_dbgFSM_fsm_start". Conflicts:
    "handle_stateDbg_request" cannot fire before "lMemServer_reader_dbgFSM_fsm_start":
      calls to
	lMemServer_reader_dbgFSM_start_reg.write vs. lMemServer_reader_dbgFSM_start_reg.read
    "lMemServer_reader_dbgFSM_fsm_start" cannot fire before "handle_stateDbg_request":
      calls to
	lMemServer_reader_dbgFSM_start_reg.write vs. lMemServer_reader_dbgFSM_start_reg.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "handle_memoryTraffic_request" was treated as more urgent than
  "lMemServer_reader_trafficFSM_fsm_start". Conflicts:
    "handle_memoryTraffic_request" cannot fire before "lMemServer_reader_trafficFSM_fsm_start":
      calls to
	lMemServer_reader_trafficFSM_start_reg.write vs. lMemServer_reader_trafficFSM_start_reg.read
    "lMemServer_reader_trafficFSM_fsm_start" cannot fire before "handle_memoryTraffic_request":
      calls to
	lMemServer_reader_trafficFSM_start_reg.write vs. lMemServer_reader_trafficFSM_start_reg.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_reader_mmuEntry" was treated as more urgent than
  "lMemServer_writer_mmuEntry". Conflicts:
    "lMemServer_reader_mmuEntry" cannot fire before "lMemServer_writer_mmuEntry":
      calls to
	lMemServerIndicationOutput.ifc_addrResponse vs. lMemServerIndicationOutput.ifc_addrResponse
    "lMemServer_writer_mmuEntry" cannot fire before "lMemServer_reader_mmuEntry":
      calls to
	lMemServerIndicationOutput.ifc_addrResponse vs. lMemServerIndicationOutput.ifc_addrResponse
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_reader_readers_0_dmaError" was treated as more urgent than
  "lMemServer_writer_writers_0_dmaError". Conflicts:
    "lMemServer_reader_readers_0_dmaError" cannot fire before "lMemServer_writer_writers_0_dmaError":
      calls to
	lMemServerIndicationOutput.ifc_error vs. lMemServerIndicationOutput.ifc_error
    "lMemServer_writer_writers_0_dmaError" cannot fire before "lMemServer_reader_readers_0_dmaError":
      calls to
	lMemServerIndicationOutput.ifc_error vs. lMemServerIndicationOutput.ifc_error
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_writer_mmuEntry" was treated as more urgent than
  "lMemServer_writer_writers_0_checkMmuResp". Conflicts:
    "lMemServer_writer_mmuEntry" cannot fire before "lMemServer_writer_writers_0_checkMmuResp":
      calls to lMMU_mmu.addr_1_response_get vs. lMMU_mmu.addr_1_response_get
    "lMemServer_writer_writers_0_checkMmuResp" cannot fire before "lMemServer_writer_mmuEntry":
      calls to lMMU_mmu.addr_1_response_get vs. lMMU_mmu.addr_1_response_get
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_reader_dbgFSM_action_l158c10" was treated as more urgent
  than "lMemServer_writer_dbgFSM_action_l242c10". Conflicts:
    "lMemServer_reader_dbgFSM_action_l158c10" cannot fire before "lMemServer_writer_dbgFSM_action_l242c10":
      calls to
	lMemServerIndicationOutput.ifc_reportStateDbg vs. lMemServerIndicationOutput.ifc_reportStateDbg
    "lMemServer_writer_dbgFSM_action_l242c10" cannot fire before "lMemServer_reader_dbgFSM_action_l158c10":
      calls to
	lMemServerIndicationOutput.ifc_reportStateDbg vs. lMemServerIndicationOutput.ifc_reportStateDbg
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "handle_stateDbg_request" was treated as more urgent than
  "lMemServer_writer_dbgFSM_fsm_start". Conflicts:
    "handle_stateDbg_request" cannot fire before "lMemServer_writer_dbgFSM_fsm_start":
      calls to
	lMemServer_writer_dbgFSM_start_reg.write vs. lMemServer_writer_dbgFSM_start_reg.read
    "lMemServer_writer_dbgFSM_fsm_start" cannot fire before "handle_stateDbg_request":
      calls to
	lMemServer_writer_dbgFSM_start_reg.write vs. lMemServer_writer_dbgFSM_start_reg.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "lMemServer_reader_trafficFSM_action_l173c17" was treated as more
  urgent than "lMemServer_writer_trafficFSM_action_l257c17". Conflicts:
    "lMemServer_reader_trafficFSM_action_l173c17" cannot fire before "lMemServer_writer_trafficFSM_action_l257c17":
      calls to
	lMemServerIndicationOutput.ifc_reportMemoryTraffic vs. lMemServerIndicationOutput.ifc_reportMemoryTraffic
    "lMemServer_writer_trafficFSM_action_l257c17" cannot fire before "lMemServer_reader_trafficFSM_action_l173c17":
      calls to
	lMemServerIndicationOutput.ifc_reportMemoryTraffic vs. lMemServerIndicationOutput.ifc_reportMemoryTraffic
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0010)
  Rule "handle_memoryTraffic_request" was treated as more urgent than
  "lMemServer_writer_trafficFSM_fsm_start". Conflicts:
    "handle_memoryTraffic_request" cannot fire before "lMemServer_writer_trafficFSM_fsm_start":
      calls to
	lMemServer_writer_trafficFSM_start_reg.write vs. lMemServer_writer_trafficFSM_start_reg.read
    "lMemServer_writer_trafficFSM_fsm_start" cannot fire before "handle_memoryTraffic_request":
      calls to
	lMemServer_writer_trafficFSM_start_reg.write vs. lMemServer_writer_trafficFSM_start_reg.read
Warning: "/home/yhs/connectal/bsv/XsimTop.bsv", line 128, column 8: (G0036)
  Rule "top_lMain_pktcap_r_start" will appear to fire before
  "top_lMain_pktcap_r_stop" when both fire in the same clock cycle, affecting:
    calls to top_lMain_pktcap_logging.write vs. top_lMain_pktcap_logging.write
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkXsimTop.sched
Elaborated module file created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkXsimTop.ba
BSCBSIM [/home/yhs/clickp4_fpga/00-blank/bluesim]
Warning: Command line: (S0073)
  Duplicate directories were found in the path specified with the -p flag.
  Only the first occurrence will be used. The duplicates are:
    /home/yhs/clickp4_fpga/00-blank/bluesim/generatedbsv
  Note that when the -bdir flag is used, that directory is automatically added
  to the head of the path.
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkBoardSynth.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkDeparser.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkHeaderSerializer.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUSynth.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMetaGenChannel.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkPacketBuffer_16.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkPacketBuffer_64.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkPacketModifier.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkParser.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkStreamGearboxDn_32_16.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkStreamGearboxDn_64_32.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkStreamGearboxUp_16_32.{h,o}
Bluesim object reused: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkStreamGearboxUp_32_64.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkXsimTop.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationOutput.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMUIndicationOutputPipes.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMMURequestInput.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationOutput.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainIndicationOutputPipes.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMainRequestInput.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationOutput.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerIndicationOutputPipes.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/mkMemServerRequestInput.{h,o}
Bluesim object created: /home/yhs/clickp4_fpga/00-blank/bluesim/obj/model_mkXsimTop.{h,o}
Simulation shared library created: bsim.so
Simulation executable created: bsim
g++ -O -g -o bin/bsim -Iobj -I/home/yhs/Bluespec-2014.07.A/lib/Bluesim obj/*.o /home/yhs/connectal/cpp/bluesim_main.cxx -L/home/yhs/Bluespec-2014.07.A/lib/Bluesim/g++4_64 -lbskernel -lbsprim -lpthread -L bin -lconnectal-sim
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/00-blank'
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/00-blank]1;..fpga/00-blank[0m[27m[24m[J[01;32mâžœ  [36m00-blank[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake build[1m [0m[0m .kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=3738351552', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=3738351552', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/00-blank/kc705/Makefile.new, /home/yhs/clickp4_fpga/00-blank/kc705/Makefile)
os.rename(/home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/00-blank/kc705/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/00-blank/kc705/jni/ConnectalProjectConfig.h)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/yhs/connectal/out/kc705/pcie_7x_0/pcie_7x_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/yhs/connectal/out/kc705/pcie_7x_0/pcie_7x_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/yhs/connectal/out/kc705/pcie_7x_0/pcie_7x_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/yhs/connectal/out/kc705/pcie_7x_0/pcie_7x_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/yhs/connectal/out/kc705/pcie_7x_0/pcie_7x_0_sim_netlist.v'. Please regenerate to continue.
RUNNING: synth_ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top pcie_7x_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.914 ; gain = 210.766 ; free physical = 1546 ; free virtual = 19958
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/yhs/connectal/out/kc705/pcie_7x_0/synth/pcie_7x_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie2_top' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59]
	Parameter c_component_name bound to: pcie_7x_0 - type: string 
	Parameter dev_port_type bound to: 0000 - type: string 
	Parameter c_dev_port_type bound to: 0 - type: string 
	Parameter c_header_type bound to: 00 - type: string 
	Parameter c_upstream_facing bound to: TRUE - type: string 
	Parameter max_lnk_wdt bound to: 001000 - type: string 
	Parameter max_lnk_spd bound to: 1 - type: string 
	Parameter c_gen1 bound to: 1'b0 
	Parameter c_int_width bound to: 64 - type: integer 
	Parameter pci_exp_int_freq bound to: 3 - type: integer 
	Parameter c_pcie_fast_config bound to: 0 - type: integer 
	Parameter bar_0 bound to: FFFFC004 - type: string 
	Parameter bar_1 bound to: FFFFFFFF - type: string 
	Parameter bar_2 bound to: FFF00004 - type: string 
	Parameter bar_3 bound to: FFFFFFFF - type: string 
	Parameter bar_4 bound to: 00000000 - type: string 
	Parameter bar_5 bound to: 00000000 - type: string 
	Parameter xrom_bar bound to: 00000000 - type: string 
	Parameter cost_table bound to: 1 - type: integer 
	Parameter ven_id bound to: 1be7 - type: string 
	Parameter dev_id bound to: c100 - type: string 
	Parameter rev_id bound to: 00 - type: string 
	Parameter subsys_ven_id bound to: 1be7 - type: string 
	Parameter subsys_id bound to: a705 - type: string 
	Parameter class_code bound to: 058000 - type: string 
	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 
	Parameter cap_ver bound to: 2 - type: string 
	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 
	Parameter mps bound to: 010 - type: string 
	Parameter cmps bound to: 2 - type: string 
	Parameter ext_tag_fld_sup bound to: FALSE - type: string 
	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 
	Parameter phantm_func_sup bound to: 00 - type: string 
	Parameter c_phantom_functions bound to: 0 - type: string 
	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 
	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 
	Parameter ep_l1_accpt_lat bound to: 111 - type: string 
	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 
	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 
	Parameter c_cpl_timeout_range bound to: 0010 - type: string 
	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 
	Parameter c_buf_opt_bma bound to: FALSE - type: string 
	Parameter c_perf_level_high bound to: TRUE - type: string 
	Parameter c_tx_last_tlp bound to: 29 - type: string 
	Parameter c_rx_ram_limit bound to: 7FF - type: string 
	Parameter c_fc_ph bound to: 4 - type: string 
	Parameter c_fc_pd bound to: 64 - type: string 
	Parameter c_fc_nph bound to: 4 - type: string 
	Parameter c_fc_npd bound to: 8 - type: string 
	Parameter c_fc_cplh bound to: 72 - type: string 
	Parameter c_fc_cpld bound to: 850 - type: string 
	Parameter c_cpl_inf bound to: TRUE - type: string 
	Parameter c_cpl_infinite bound to: TRUE - type: string 
	Parameter c_surprise_dn_err_cap bound to: FALSE - type: string 
	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 
	Parameter c_lnk_bndwdt_notif bound to: FALSE - type: string 
	Parameter c_external_clocking bound to: TRUE - type: string 
	Parameter c_trgt_lnk_spd bound to: 0 - type: string 
	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 
	Parameter c_de_emph bound to: FALSE - type: string 
	Parameter slot_clk bound to: TRUE - type: string 
	Parameter c_rcb bound to: 0 - type: string 
	Parameter c_root_cap_crs bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 
	Parameter c_slot_cap_mrl bound to: FALSE - type: string 
	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 
	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 
	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 
	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 
	Parameter intx bound to: FALSE - type: string 
	Parameter int_pin bound to: 0 - type: string 
	Parameter c_msi_cap_on bound to: FALSE - type: string 
	Parameter c_pm_cap_next_ptr bound to: 60 - type: string 
	Parameter c_msi_64b_addr bound to: TRUE - type: string 
	Parameter c_msi bound to: 0 - type: string 
	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 
	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 
	Parameter c_msix_cap_on bound to: TRUE - type: string 
	Parameter c_msix_next_ptr bound to: 00 - type: string 
	Parameter c_pcie_cap_next_ptr bound to: 9C - type: string 
	Parameter c_msix_table_size bound to: 00F - type: string 
	Parameter c_msix_table_offset bound to: 200 - type: string 
	Parameter c_msix_table_bir bound to: 0 - type: string 
	Parameter c_msix_pba_offset bound to: 1f0 - type: string 
	Parameter c_msix_pba_bir bound to: 0 - type: string 
	Parameter dsi bound to: 0 - type: string 
	Parameter c_dsi_bool bound to: FALSE - type: string 
	Parameter d1_sup bound to: 0 - type: string 
	Parameter c_d1_support bound to: FALSE - type: string 
	Parameter d2_sup bound to: 0 - type: string 
	Parameter c_d2_support bound to: FALSE - type: string 
	Parameter pme_sup bound to: 0F - type: string 
	Parameter c_pme_support bound to: 0F - type: string 
	Parameter no_soft_rst bound to: TRUE - type: string 
	Parameter pwr_con_d0_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_con_d1_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_con_d2_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_con_d3_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter pwr_dis_d0_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_dis_d1_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_dis_d2_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_dis_d3_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 
	Parameter c_dsn_base_ptr bound to: 100 - type: string 
	Parameter c_vc_cap_enabled bound to: FALSE - type: string 
	Parameter c_vc_base_ptr bound to: 000 - type: string 
	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 
	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 
	Parameter c_vsec_base_ptr bound to: 000 - type: string 
	Parameter c_vsec_next_ptr bound to: 000 - type: string 
	Parameter c_dsn_next_ptr bound to: 000 - type: string 
	Parameter c_vc_next_ptr bound to: 000 - type: string 
	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 
	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 
	Parameter c_last_cfg_dw bound to: 10C - type: string 
	Parameter c_enable_msg_route bound to: 00000000000 - type: string 
	Parameter bram_lat bound to: 0 - type: string 
	Parameter c_rx_raddr_lat bound to: 0 - type: string 
	Parameter c_rx_rdata_lat bound to: 2 - type: string 
	Parameter c_rx_write_lat bound to: 0 - type: string 
	Parameter c_tx_raddr_lat bound to: 0 - type: string 
	Parameter c_tx_rdata_lat bound to: 2 - type: string 
	Parameter c_tx_write_lat bound to: 0 - type: string 
	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 
	Parameter c_ll_ack_timeout bound to: 0000 - type: string 
	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 
	Parameter c_ll_replay_timeout bound to: 0000 - type: string 
	Parameter c_dis_lane_reverse bound to: TRUE - type: string 
	Parameter c_upconfig_capable bound to: TRUE - type: string 
	Parameter c_disable_scrambling bound to: FALSE - type: string 
	Parameter c_disable_tx_aspm_l0s bound to: TRUE - type: string 
	Parameter c_rev_gt_order bound to: FALSE - type: string 
	Parameter c_pcie_dbg_ports bound to: TRUE - type: string 
	Parameter pci_exp_ref_freq bound to: 0 - type: string 
	Parameter c_xlnx_ref_board bound to: NONE - type: string 
	Parameter c_pcie_blk_locn bound to: 0 - type: string 
	Parameter c_ur_atomic bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 
	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 
	Parameter c_link_cap_aspm_optionality bound to: TRUE - type: string 
	Parameter c_aer_cap_on bound to: FALSE - type: string 
	Parameter c_aer_base_ptr bound to: 000 - type: string 
	Parameter c_aer_cap_nextptr bound to: 000 - type: string 
	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 
	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 
	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 
	Parameter c_rbar_cap_on bound to: FALSE - type: string 
	Parameter c_rbar_base_ptr bound to: 000 - type: string 
	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 
	Parameter c_rbar_num bound to: 0 - type: string 
	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index0 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index1 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index2 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index3 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index4 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index5 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 
	Parameter c_recrc_check bound to: 0 - type: string 
	Parameter c_recrc_check_trim bound to: FALSE - type: string 
	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 
	Parameter c_trn_np_fc bound to: TRUE - type: string 
	Parameter c_ur_inv_req bound to: TRUE - type: string 
	Parameter c_ur_prs_response bound to: TRUE - type: string 
	Parameter c_silicon_rev bound to: 2 - type: string 
	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter ERR_REPORTING_IF bound to: TRUE - type: string 
	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:64]
	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_DEV_ID bound to: 16'b1100000100000000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000101 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:988]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:989]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:989]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_top' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_top' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (1#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (2#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx' (3#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:571]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (4#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (5#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx' (6#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_top' (7#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_7x' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_brams_7x' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_7x' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter RDA_BYTE_WIDTH bound to: 2 - type: integer 
	Parameter RDB_BYTE_WIDTH bound to: 2 - type: integer 
	Parameter WRA_WIDTHP bound to: 2 - type: integer 
	Parameter WRB_WIDTHP bound to: 2 - type: integer 
	Parameter RDA_WIDTHP bound to: 2 - type: integer 
	Parameter RDB_WIDTHP bound to: 2 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter INIT_SRVAL_WIDTH_SIZE bound to: 36 - type: integer 
	Parameter inita_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter initb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvala_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvalb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (8#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (9#1) [/opt/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_bram_7x' (10#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_brams_7x' (11#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_bram_top_7x' (12#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:27981]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (13#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:27981]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_7x' (14#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_lane' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_lane' (15#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_misc' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_misc' (16#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' (17#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_top' (18#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_top' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_top.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' (19#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_wrapper' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:156]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:407]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:408]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_reset' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:149]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:150]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_reset' (20#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_reset' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:66]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:101]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:115]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_reset' (21#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_rate' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:148]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:149]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:156]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:157]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:158]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:159]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_rate' (22#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_drp' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:121]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_drp' (23#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_eq' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:128]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:401]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_rxeq_scan' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_rxeq_scan' (24#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_eq' (25#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_common' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_common.v:56]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_drp' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_drp.v:67]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_drp' (26#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_wrapper' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:11198]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (27#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:11198]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' (28#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_wrapper' (29#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_common' (30#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_user' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_user.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_user' (31#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_sync' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_sync' (32#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_wrapper' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:10525]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (33#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:10525]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' (34#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_wrapper' (35#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (36#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_wrapper' (37#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:156]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_top' (38#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_gt_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top' (39#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie2_top' (40#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0' (41#1) [/home/yhs/connectal/out/kc705/pcie_7x_0/synth/pcie_7x_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.297 ; gain = 284.148 ; free physical = 1448 ; free virtual = 19864
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1122.297 ; gain = 284.148 ; free physical = 1447 ; free virtual = 19864
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1468.352 ; gain = 0.000 ; free physical = 1180 ; free virtual = 19612
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31422 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1468.355 ; gain = 630.207 ; free physical = 1159 ; free virtual = 19594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1468.355 ; gain = 630.207 ; free physical = 1159 ; free virtual = 19594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1468.355 ; gain = 630.207 ; free physical = 1159 ; free virtual = 19594
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "eof_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "null_is_eof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_pipe_reset'
INFO: [Synth 8-5546] ROM "userrdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpllpd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dclk_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_qpll_reset'
INFO: [Synth 8-5544] ROM "qpllpd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ovrd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:416]
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sysclksel0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_drive_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_rxeq_scan'
INFO: [Synth 8-5544] ROM "lffs_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-5544] ROM "rxeq_lf0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "txeq_preset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txeq_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rxeq_preset_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxeq_lffs_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_rx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_0_qpll_drp'
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_7x_0_pipe_sync'
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_0_gt_rx_valid_filter_7x'
INFO: [Synth 8-5546] ROM "reg_state_eios_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:1074]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:1084]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000000001000 |                            00101
                 FSM_DRP |                00000000000010000 |                            00110
             FSM_GTRESET |                00000000000100000 |                            00111
           FSM_MMCM_LOCK |                00000000100000000 |                            01100
           FSM_RESETDONE |                00010000000000000 |                            01101
             FSM_CPLL_PD |                00100000000000000 |                            01110
        FSM_TXSYNC_START |                01000000000000000 |                            01111
         FSM_TXSYNC_DONE |                10000000000000000 |                            10000
                FSM_IDLE |                00000000000000100 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                              000 |                             0010
           FSM_MMCM_LOCK |                              001 |                             0011
       FSM_DRP_START_NOM |                              010 |                             0100
        FSM_DRP_DONE_NOM |                              011 |                             0101
            FSM_QPLLLOCK |                              100 |                             0110
        FSM_QPLL_PDRESET |                              101 |                             1011
             FSM_QPLL_PD |                              110 |                             1100
                FSM_IDLE |                              111 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie_7x_0_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_TXEQ_IDLE |                          0000010 |                           000001
         FSM_TXEQ_PRESET |                          0000100 |                           000010
        FSM_TXEQ_TXCOEFF |                          0001000 |                           000100
          FSM_TXEQ_REMAP |                          0010000 |                           001000
          FSM_TXEQ_QUERY |                          0100000 |                           010000
           FSM_TXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_RXEQ_IDLE |                              001 |                           000001
         FSM_RXEQ_PRESET |                              010 |                           000010
        FSM_RXEQ_TXCOEFF |                              011 |                           000100
             FSM_RXEQ_LF |                              100 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                              101 |                           010000
           FSM_RXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'sequential' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.355 ; gain = 630.207 ; free physical = 1132 ; free virtual = 19567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 27    
	   2 Input      1 Bit       Adders := 9     
+---Registers : 
	              128 Bit    Registers := 10    
	               96 Bit    Registers := 10    
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 9     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 54    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 85    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 81    
	                3 Bit    Registers := 86    
	                2 Bit    Registers := 145   
	                1 Bit    Registers := 1387  
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 11    
	   5 Input     22 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 8     
	   7 Input     19 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 24    
	  24 Input     18 Bit        Muxes := 8     
	   7 Input     18 Bit        Muxes := 16    
	  19 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 40    
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   3 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 10    
	   8 Input      8 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 89    
	   7 Input      6 Bit        Muxes := 24    
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 115   
	   3 Input      5 Bit        Muxes := 17    
	  11 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 8     
	  13 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 73    
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 45    
	   3 Input      3 Bit        Muxes := 9     
	  13 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 16    
	  15 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	  32 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 214   
	  11 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 30    
	  32 Input      1 Bit        Muxes := 152   
	   5 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 136   
	  10 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcie_7x_0_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module pcie_7x_0_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module pcie_7x_0_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pcie_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_0_pcie_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pcie_7x_0_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module pcie_7x_0_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  19 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  32 Input      1 Bit        Muxes := 19    
Module pcie_7x_0_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_gtp_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_gtx_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module pcie_7x_0_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pcie_7x_0_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.359 ; gain = 630.211 ; free physical = 1132 ; free virtual = 19567
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/eof_tkeep0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1468.359 ; gain = 630.211 ; free physical = 1127 ; free virtual = 19563
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1468.359 ; gain = 630.211 ; free physical = 1127 ; free virtual = 19563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1468.359 ; gain = 630.211 ; free physical = 1109 ; free virtual = 19548
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1468.359 ; gain = 630.211 ; free physical = 1109 ; free virtual = 19548

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1547.352 ; gain = 709.203 ; free physical = 887 ; free virtual = 19331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1585.375 ; gain = 747.227 ; free physical = 838 ; free virtual = 19282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 868 ; free virtual = 19312
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 868 ; free virtual = 19312

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 868 ; free virtual = 19312
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 868 ; free virtual = 19313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 869 ; free virtual = 19313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 869 ; free virtual = 19319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 869 ; free virtual = 19319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 870 ; free virtual = 19319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 869 ; free virtual = 19318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_7x_0_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 8     | NO           | NO                 | YES               | 0      | 24      | 
|pcie_7x_0_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 8     | NO           | NO                 | YES               | 0      | 32      | 
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |   102|
|3     |GTXE2_CHANNEL |     8|
|4     |GTXE2_COMMON  |     2|
|5     |LUT1          |   413|
|6     |LUT2          |   452|
|7     |LUT3          |   670|
|8     |LUT4          |   402|
|9     |LUT5          |  1334|
|10    |LUT6          |  1296|
|11    |MUXF7         |    65|
|12    |MUXF8         |     8|
|13    |PCIE_2_1      |     1|
|14    |RAMB36E1      |     8|
|15    |SRLC32E       |    56|
|16    |FDCE          |     9|
|17    |FDPE          |     2|
|18    |FDRE          |  5794|
|19    |FDSE          |   135|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                       |Module                             |Cells |
+------+-------------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                            |                                   | 10758|
|2     |  inst                                                                         |pcie_7x_0_pcie2_top                | 10758|
|3     |    inst                                                                       |pcie_7x_0_core_top                 | 10758|
|4     |      gt_top_i                                                                 |pcie_7x_0_gt_top                   |  9804|
|5     |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x    |    54|
|6     |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_22 |    53|
|7     |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_23 |    54|
|8     |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_24 |    52|
|9     |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_25 |    52|
|10    |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_26 |    52|
|11    |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_27 |    52|
|12    |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_28 |    54|
|13    |        pipe_wrapper_i                                                         |pcie_7x_0_pipe_wrapper             |  9362|
|14    |          \pipe_lane[0].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper               |    16|
|15    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_87       |    11|
|16    |          \pipe_lane[0].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp                 |   203|
|17    |          \pipe_lane[0].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq                  |   515|
|18    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_86             |   194|
|19    |          \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |pcie_7x_0_gt_common                |   161|
|20    |            qpll_drp_i                                                         |pcie_7x_0_qpll_drp_84              |   160|
|21    |            qpll_wrapper_i                                                     |pcie_7x_0_qpll_wrapper_85          |     1|
|22    |          \pipe_lane[0].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate                |   153|
|23    |          \pipe_lane[0].pipe_sync_i                                            |pcie_7x_0_pipe_sync                |    72|
|24    |          \pipe_lane[0].pipe_user_i                                            |pcie_7x_0_pipe_user                |   133|
|25    |          \pipe_lane[1].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_29            |    15|
|26    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_83       |    11|
|27    |          \pipe_lane[1].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_30              |   203|
|28    |          \pipe_lane[1].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_31               |   515|
|29    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_82             |   194|
|30    |          \pipe_lane[1].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_32             |   153|
|31    |          \pipe_lane[1].pipe_sync_i                                            |pcie_7x_0_pipe_sync_33             |    70|
|32    |          \pipe_lane[1].pipe_user_i                                            |pcie_7x_0_pipe_user_34             |   133|
|33    |          \pipe_lane[2].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_35            |    15|
|34    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_81       |    11|
|35    |          \pipe_lane[2].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_36              |   203|
|36    |          \pipe_lane[2].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_37               |   515|
|37    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_80             |   194|
|38    |          \pipe_lane[2].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_38             |   153|
|39    |          \pipe_lane[2].pipe_sync_i                                            |pcie_7x_0_pipe_sync_39             |    70|
|40    |          \pipe_lane[2].pipe_user_i                                            |pcie_7x_0_pipe_user_40             |   133|
|41    |          \pipe_lane[3].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_41            |    16|
|42    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_79       |    11|
|43    |          \pipe_lane[3].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_42              |   203|
|44    |          \pipe_lane[3].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_43               |   515|
|45    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_78             |   194|
|46    |          \pipe_lane[3].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_44             |   153|
|47    |          \pipe_lane[3].pipe_sync_i                                            |pcie_7x_0_pipe_sync_45             |    70|
|48    |          \pipe_lane[3].pipe_user_i                                            |pcie_7x_0_pipe_user_46             |   133|
|49    |          \pipe_lane[4].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_47            |    15|
|50    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_77       |    11|
|51    |          \pipe_lane[4].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_48              |   203|
|52    |          \pipe_lane[4].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_49               |   515|
|53    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_76             |   194|
|54    |          \pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |pcie_7x_0_gt_common_50             |   161|
|55    |            qpll_drp_i                                                         |pcie_7x_0_qpll_drp                 |   160|
|56    |            qpll_wrapper_i                                                     |pcie_7x_0_qpll_wrapper             |     1|
|57    |          \pipe_lane[4].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_51             |   153|
|58    |          \pipe_lane[4].pipe_sync_i                                            |pcie_7x_0_pipe_sync_52             |    70|
|59    |          \pipe_lane[4].pipe_user_i                                            |pcie_7x_0_pipe_user_53             |   133|
|60    |          \pipe_lane[5].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_54            |    17|
|61    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_75       |    11|
|62    |          \pipe_lane[5].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_55              |   203|
|63    |          \pipe_lane[5].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_56               |   515|
|64    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_74             |   194|
|65    |          \pipe_lane[5].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_57             |   153|
|66    |          \pipe_lane[5].pipe_sync_i                                            |pcie_7x_0_pipe_sync_58             |    70|
|67    |          \pipe_lane[5].pipe_user_i                                            |pcie_7x_0_pipe_user_59             |   134|
|68    |          \pipe_lane[6].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_60            |    19|
|69    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_73       |    11|
|70    |          \pipe_lane[6].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_61              |   203|
|71    |          \pipe_lane[6].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_62               |   515|
|72    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_72             |   194|
|73    |          \pipe_lane[6].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_63             |   157|
|74    |          \pipe_lane[6].pipe_sync_i                                            |pcie_7x_0_pipe_sync_64             |    70|
|75    |          \pipe_lane[6].pipe_user_i                                            |pcie_7x_0_pipe_user_65             |   133|
|76    |          \pipe_lane[7].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_66            |    15|
|77    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd          |    11|
|78    |          \pipe_lane[7].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_67              |   203|
|79    |          \pipe_lane[7].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_68               |   515|
|80    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan                |   194|
|81    |          \pipe_lane[7].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_69             |   153|
|82    |          \pipe_lane[7].pipe_sync_i                                            |pcie_7x_0_pipe_sync_70             |    70|
|83    |          \pipe_lane[7].pipe_user_i                                            |pcie_7x_0_pipe_user_71             |   133|
|84    |          \pipe_reset.pipe_reset_i                                             |pcie_7x_0_pipe_reset               |   220|
|85    |          \qpll_reset.qpll_reset_i                                             |pcie_7x_0_qpll_reset               |    89|
|86    |      pcie_top_i                                                               |pcie_7x_0_pcie_top                 |   943|
|87    |        axi_basic_top                                                          |pcie_7x_0_axi_basic_top            |   481|
|88    |          rx_inst                                                              |pcie_7x_0_axi_basic_rx             |   340|
|89    |            rx_null_gen_inst                                                   |pcie_7x_0_axi_basic_rx_null_gen    |    61|
|90    |            rx_pipeline_inst                                                   |pcie_7x_0_axi_basic_rx_pipeline    |   279|
|91    |          tx_inst                                                              |pcie_7x_0_axi_basic_tx             |   141|
|92    |            \thrtl_ctl_enabled.tx_thrl_ctl_inst                                |pcie_7x_0_axi_basic_tx_thrtl_ctl   |    61|
|93    |            tx_pipeline_inst                                                   |pcie_7x_0_axi_basic_tx_pipeline    |    80|
|94    |        pcie_7x_i                                                              |pcie_7x_0_pcie_7x                  |    55|
|95    |          pcie_bram_top                                                        |pcie_7x_0_pcie_bram_top_7x         |     8|
|96    |            pcie_brams_rx                                                      |pcie_7x_0_pcie_brams_7x            |     4|
|97    |              \brams[0].ram                                                    |pcie_7x_0_pcie_bram_7x_14          |     1|
|98    |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_21                  |     1|
|99    |              \brams[1].ram                                                    |pcie_7x_0_pcie_bram_7x_15          |     1|
|100   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_20                  |     1|
|101   |              \brams[2].ram                                                    |pcie_7x_0_pcie_bram_7x_16          |     1|
|102   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_19                  |     1|
|103   |              \brams[3].ram                                                    |pcie_7x_0_pcie_bram_7x_17          |     1|
|104   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_18                  |     1|
|105   |            pcie_brams_tx                                                      |pcie_7x_0_pcie_brams_7x_7          |     4|
|106   |              \brams[0].ram                                                    |pcie_7x_0_pcie_bram_7x             |     1|
|107   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_13                  |     1|
|108   |              \brams[1].ram                                                    |pcie_7x_0_pcie_bram_7x_8           |     1|
|109   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_12                  |     1|
|110   |              \brams[2].ram                                                    |pcie_7x_0_pcie_bram_7x_9           |     1|
|111   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_11                  |     1|
|112   |              \brams[3].ram                                                    |pcie_7x_0_pcie_bram_7x_10          |     1|
|113   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO                     |     1|
|114   |        pcie_pipe_pipeline_i                                                   |pcie_7x_0_pcie_pipe_pipeline       |   390|
|115   |          \pipe_2_lane.pipe_lane_1_i                                           |pcie_7x_0_pcie_pipe_lane           |    48|
|116   |          \pipe_4_lane.pipe_lane_2_i                                           |pcie_7x_0_pcie_pipe_lane_0         |    48|
|117   |          \pipe_4_lane.pipe_lane_3_i                                           |pcie_7x_0_pcie_pipe_lane_1         |    48|
|118   |          \pipe_8_lane.pipe_lane_4_i                                           |pcie_7x_0_pcie_pipe_lane_2         |    48|
|119   |          \pipe_8_lane.pipe_lane_5_i                                           |pcie_7x_0_pcie_pipe_lane_3         |    48|
|120   |          \pipe_8_lane.pipe_lane_6_i                                           |pcie_7x_0_pcie_pipe_lane_4         |    48|
|121   |          \pipe_8_lane.pipe_lane_7_i                                           |pcie_7x_0_pcie_pipe_lane_5         |    48|
|122   |          pipe_lane_0_i                                                        |pcie_7x_0_pcie_pipe_lane_6         |    48|
|123   |          pipe_misc_i                                                          |pcie_7x_0_pcie_pipe_misc           |     6|
+------+-------------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 870 ; free virtual = 19319
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.602 ; gain = 320.629 ; free physical = 870 ; free virtual = 19318
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1637.602 ; gain = 799.453 ; free physical = 870 ; free virtual = 19318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/connectal/out/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
448 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1637.605 ; gain = 707.121 ; free physical = 846 ; free virtual = 19295
INFO: [Coretcl 2-1174] Renamed 122 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1861.805 ; gain = 3.000 ; free physical = 736 ; free virtual = 19191
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1863.809 ; gain = 226.203 ; free physical = 733 ; free virtual = 19181
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/clickp4_fpga/00-blank/kc705/.Xil/Vivado-31351-yhs-OptiPlex-9020/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  3 15:48:45 2017...
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1869.938 ; gain = 952.453 ; free physical = 708 ; free virtual = 19166
AFTER: synth_ip
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 15:48:45 2017...
make -C kc705 --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDeclGenerated.bsv in path
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '3738351552']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/00-blank/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=3738351552 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/00-blank/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/00-blank/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv:/home/yhs/clickp4_fpga/00-blank:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDeclGenerated.bsv in path
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
syntax.preprocess /home/yhs/p4fpga/bsv/datapath/Program.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/datapath/Program.bsv: did not find included file ProgDeclGenerated.bsv in path
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemTypes.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Bscan.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieTracer.bsv]
Warning: "/home/yhs/connectal/bsv/PcieTracer.bsv", line 76, column 8: (G0010)
  Rule "bramMuxReg_respond_1" was treated as more urgent than
  "bramMuxReg_respond". Conflicts:
    "bramMuxReg_respond_1" cannot fire before "bramMuxReg_respond":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
    "bramMuxReg_respond" cannot fire before "bramMuxReg_respond_1":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPcieTracer.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPcieTracer.v
BSV_BO [ /home/yhs/connectal/bsv/AddressGenerator.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieCsr.bsv]
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceBramWrAddr__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceBramWrAddrReg.write vs. tlpTraceBramWrAddrReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceLimit__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceLimitReg.write vs. tlpTraceLimitReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTracing__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTracingReg.write vs. tlpTracingReg.write
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPcieControlAndStatusRegs.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPcieControlAndStatusRegs.v
BSV_BO [ /home/yhs/connectal/bsv/ConnectalClocks.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalXilinxCells.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieGearbox.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPcieGearbox.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPcieGearbox.v
BSV_BO [ /home/yhs/connectal/bsv/Pcie1EndpointX7.bsv]
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9: (G0043)
  Multiple reset signals influence rule `bufcrule'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      bbufc.s0 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 49, column 12,
      bbufc.s1 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 50, column 12,
    Reset 2 (rsto.gen_rst):
      pclk_sel.read
  During elaboration of rule `bufcrule' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9: (G0043)
  Multiple reset signals influence rule `every3'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      pcie_ep.pipe_pclk_sel_out at "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 66, column 29,
    Reset 2 (rsto.gen_rst):
      pclk_sel_reg1.write
  During elaboration of rule `every3' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPcieEndpointX7.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPcieEndpointX7.v
BSV_BO [ /home/yhs/connectal/bsv/HostInterface.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Portal.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CtrlMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBramFifo.bsv]
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 91, column 94: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 139, column 93: (T0054)
  Field not defined: `clear'
BSV_BO [ /home/yhs/connectal/bsv/MemUtils.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemReadEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemReadEngine.bsv", line 78, column 5: (T0054)
  Field not defined: `readData'
BSV_BO [ /home/yhs/connectal/bsv/MemWriteEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeDone'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeGnt'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/connectal/bsv/ConnectalCompletionBuffer.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SimDma.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MMU.bsv]
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "mkConnectionGetPut_1". Conflicts:
    "mkConnectionGetPut" cannot fire before "mkConnectionGetPut_1":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
    "mkConnectionGetPut_1" cannot fire before "mkConnectionGetPut":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_sglist" was treated as more urgent than "stage4". Conflicts:
    "request_sglist" cannot fire before "stage4":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
    "stage4" cannot fire before "request_sglist":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_region" was treated as more urgent than "stage1_1". Conflicts:
    "request_region" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "stage1_1" cannot fire before "request_region":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage2" was treated as more urgent than "stage2_1". Conflicts:
    "stage2" cannot fire before "stage2_1":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
    "stage2_1" cannot fire before "stage2":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage4" was treated as more urgent than "stage4_1". Conflicts:
    "stage4" cannot fire before "stage4_1":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
    "stage4_1" cannot fire before "stage4":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage1_1" was treated as more urgent than "idReturnRule". Conflicts:
    "stage1_1" cannot fire before "idReturnRule":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "idReturnRule" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkMMUSynth.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkMMUSynth.v
BSV_BO [ /home/yhs/connectal/bsv/MemServerInternal.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemServer.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/00-blank/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Leds.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Ethernet.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/StructDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Channel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/AsymmetricBRAM/AsymmetricBRAM.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mem_create.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mem_clean.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mem_read.ba
Foreign import file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mem_write.ba
VPI wrapper files created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/vpi_wrapper_mem_create.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/vpi_wrapper_mem_clean.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/vpi_wrapper_mem_read.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/vpi_wrapper_mem_write.{c,h}
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Ram9b.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv", line 494, column 23: (T0054)
  Field not defined: `printServer'
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkBinaryCamBSV.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkBinaryCamBSV.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/MatchTable.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 42, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `lookupPort'
Compilation message: Built SynthModule for type DMHC::DMHCIfc#(1024, 4, 2, 64, 64)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "lookup_mtable". Conflicts:
    "lookup_gtables" cannot fire before "lookup_mtable":
      calls to rec_value.wset vs. rec_value.wset
    "lookup_mtable" cannot fire before "lookup_gtables":
      calls to rec_value.wset vs. rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_key" was treated as more urgent than
  "ldvn_action_l30c9". Conflicts:
    "lookup_key" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "ldvn_action_l30c9" cannot fire before "lookup_key":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l128c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l128c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l128c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l164c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l164c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l164c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l172c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l172c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l172c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l243c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l243c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l243c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	new_mslot.write vs. new_mslot.read
    "mslot_replacement_action_l251c9" cannot fire before "new_key_value":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l251c9" cannot fire before "init_tables":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "lookup_gtables" cannot fire before "mslot_replacement_action_l258c9":
      calls to m_table.a_put vs. m_table.a_put
    "mslot_replacement_action_l258c9" cannot fire before "lookup_gtables":
      calls to
	m_table.a_put vs. m_table.a_put
	inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l258c9":
      calls to mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l258c9" cannot fire before "init_tables":
      calls to inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_fsm_start" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "ldvn_fsm_start" cannot fire before "mslot_replacement_action_l258c9":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
    "mslot_replacement_action_l258c9" cannot fire before "ldvn_fsm_start":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_fsm_start". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_fsm_start":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
    "mslot_replacement_fsm_start" cannot fire before "new_key_value":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkDMHC_64.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkDMHC_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketBuffer.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PacketBuffer.bsv", line 52, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(8, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPacketBuffer_8.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPacketBuffer_8.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(16, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPacketBuffer_16.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPacketBuffer_16.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(64, 4)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPacketBuffer_64.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPacketBuffer_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/Register.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/UnionDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Library.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv", line 272, column 21: (T0054)
  Field not defined: `error'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServerInternal.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServer.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MemMgmt.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `error'
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `configResp'
BSV_BO [ /home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv]
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuff.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Table.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 61, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Engine.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Control.bsv]
Warning: "/home/yhs/clickp4_fpga/00-blank/generatedbsv/ControlGenerated.bsv", line 9, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/clickp4_fpga/00-blank/generatedbsv/ControlGenerated.bsv", line 11, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/clickp4_fpga/00-blank/generatedbsv/ControlGenerated.bsv", line 12, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/MatchTable.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/MatchTable.defines
BSV_BO [ /home/yhs/connectal/bsv/Axi4MasterSlave.bsv]
Warning: "/home/yhs/connectal/bsv/Axi4MasterSlave.bsv", line 187, column 20: (T0054)
  Field not defined: `last'
BSV_BO [ /home/yhs/connectal/bsv/AxiBits.bsv]
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `aresetn'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 393, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 523, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxMacWrap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/EthMac.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkEthMac.sched
Warning: "/home/yhs/p4fpga/bsv/library/EthMac.bsv", line 183, column 12: (G0066)
  Instance `mac' requires the following methods to be always enabled, but the
  conditions for executing the methods are always False:
    mdio_mdioin,
    pause_req,
    pause_val,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_wdata,
    s_axi_wvalid,
    tx_ifg_delay
  This can be because the methods are not used in any rules or because the
  condition of those uses can be shown to be False.
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkEthMac.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StoreAndForward.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/StoreAndForward.bsv", line 267, column 32: (T0054)
  Field not defined: `freeDone'
BSV_BO [ /home/yhs/p4fpga/bsv/library/Tap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Parser.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 17: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_1". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_1":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_1" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_2". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_2":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_2" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_3". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_3":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_3" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept" was treated as more urgent than
  "fsmrl_rl_accept_1". Conflicts:
    "fsmrl_rl_accept" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_4". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_4":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_4" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont" was treated as more urgent than
  "fsmrl_rl_cont_1". Conflicts:
    "fsmrl_rl_cont" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_1" was treated as more urgent than
  "fsmrl_rl_cont_2". Conflicts:
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept_1" was treated as more urgent than
  "fsmrl_rl_accept_2". Conflicts:
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept_2":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_2" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_2" was treated as more urgent than
  "fsmrl_rl_cont_3". Conflicts:
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_3" was treated as more urgent than
  "fsmrl_rl_cont_4". Conflicts:
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_4":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_4" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkParser.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkParser.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/HostChannel.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkHostChannel.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkHostChannel.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/HeaderSerializer.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkHeaderSerializer.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkHeaderSerializer.v
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 20: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_cont". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_cont":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
	rg_shift_amt.write vs. rg_shift_amt.read
    "rl_stage3_cont" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_end". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_end":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
    "rl_stage3_end" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_stage3_begin" was treated as more urgent than
  "rl_header_completion". Conflicts:
    "rl_stage3_begin" cannot fire before "rl_header_completion":
      calls to deparsing.write vs. deparsing.read
    "rl_header_completion" cannot fire before "rl_stage3_begin":
      calls to rg_shift_amt.write vs. rg_shift_amt.read
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkDeparser.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkDeparser.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketModifier.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkPacketModifier.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkPacketModifier.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MetaGenChannel.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MetaGenChannel.bsv", line 35, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkMetaGenChannel.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkMetaGenChannel.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGen.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktCapChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGenChannel.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PktGenChannel.bsv", line 46, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Program.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Program.bsv", line 27, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: unFunnel Vector::Vector#(4, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(1, 1, 1, 2)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkProgram_1_1_1_2.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkProgram_1_1_1_2.v
Compilation message: unFunnel Vector::Vector#(6, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(2, 2, 1, 3)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkProgram_2_2_1_3.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkProgram_2_2_1_3.v
Compilation message: unFunnel Vector::Vector#(7, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(4, 4, 1, 2)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkProgram_4_4_1_2.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkProgram_4_4_1_2.v
Compilation message: unFunnel Vector::Vector#(10, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(4, 4, 1, 5)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkProgram_4_4_1_5.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkProgram_4_4_1_5.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/RxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Runtime.bsv]
Warning: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 43, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 44, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=2
Compilation message: Built SynthModule4 for type Runtime::Runtime#(1, 1, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_6". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_6":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_6" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_7". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_7":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_7" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_24". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_24":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_24" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkRuntime_1_1_1.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkRuntime_1_1_1.v
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=4
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 3 as drop
Compilation message: Built SynthModule4 for type Runtime::Runtime#(2, 2, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_9". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_9":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_9" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_10". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_10":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_10" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_1_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_11". Conflicts:
    "rxchan_1_writeClient_deq" cannot fire before "mkConnectionGetPut_11":
      calls to
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.first
    "mkConnectionGetPut_11" cannot fire before "rxchan_1_writeClient_deq":
      calls to hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_39". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_39":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_39" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_1_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_40". Conflicts:
    "txchan_1_writeServer_enq" cannot fire before "mkConnectionGetPut_40":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
    "mkConnectionGetPut_40" cannot fire before "txchan_1_writeServer_enq":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkRuntime_2_2_1.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkRuntime_2_2_1.v
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=8
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 5 as drop
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 6 as drop
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 7 as drop
Compilation message: Built SynthModule4 for type Runtime::Runtime#(4, 4, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_15". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_15":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_15" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_16". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_16":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_16" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_1_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_17". Conflicts:
    "rxchan_1_writeClient_deq" cannot fire before "mkConnectionGetPut_17":
      calls to
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.first
    "mkConnectionGetPut_17" cannot fire before "rxchan_1_writeClient_deq":
      calls to hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_2_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_18". Conflicts:
    "rxchan_2_writeClient_deq" cannot fire before "mkConnectionGetPut_18":
      calls to
	hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.deq
	hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.first
    "mkConnectionGetPut_18" cannot fire before "rxchan_2_writeClient_deq":
      calls to hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_3_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_19". Conflicts:
    "rxchan_3_writeClient_deq" cannot fire before "mkConnectionGetPut_19":
      calls to
	hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.deq
	hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.first
    "mkConnectionGetPut_19" cannot fire before "rxchan_3_writeClient_deq":
      calls to hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_69". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_69":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_69" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_1_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_70". Conflicts:
    "txchan_1_writeServer_enq" cannot fire before "mkConnectionGetPut_70":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
    "mkConnectionGetPut_70" cannot fire before "txchan_1_writeServer_enq":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_2_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_71". Conflicts:
    "txchan_2_writeServer_enq" cannot fire before "mkConnectionGetPut_71":
      calls to pktBuff_2_fifoWriteData.enq vs. pktBuff_2_fifoWriteData.enq
    "mkConnectionGetPut_71" cannot fire before "txchan_2_writeServer_enq":
      calls to pktBuff_2_fifoWriteData.enq vs. pktBuff_2_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_3_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_72". Conflicts:
    "txchan_3_writeServer_enq" cannot fire before "mkConnectionGetPut_72":
      calls to pktBuff_3_fifoWriteData.enq vs. pktBuff_3_fifoWriteData.enq
    "mkConnectionGetPut_72" cannot fire before "txchan_3_writeServer_enq":
      calls to pktBuff_3_fifoWriteData.enq vs. pktBuff_3_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkRuntime_4_4_1.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkRuntime_4_4_1.v
Compilation message: Built SynthModule for type Runtime::XBar_synth#(4, 4, 1, 64)
Schedule dump file created: /home/yhs/clickp4_fpga/00-blank/kc705/obj/mkXBar_synth_64.sched
Verilog file created: /home/yhs/clickp4_fpga/00-blank/kc705/verilog/mkXBar_synth_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/infra/MainAPI.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxPhyWrap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XilinxEthPhy.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/NfsumePins.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 70, column 23: (T0004)
  Unbound variable `_txClock'
make[1]: *** [obj/Board.bo] é”™è¯¯ 1
make: *** [build.kc705] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/00-blank]1;..fpga/00-blank[0m[27m[24m[J[01;31mâžœ  [36m00-blank[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=ccd c  ccd ../01_start[1m/[0m[0m [?1l>
]2;cd ../01_start]1;cd[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=lls[?1l>
]2;ls --color=tty]1;ls[0m[01;34m~[0m                               [01;34mgeneratedbsv[0m  matchtable_model.cpp
[01;32mapp_init.cpp[0m                    [01;34mkc705[0m         output.txt
clickp4-MidEnd_40_Evaluator.p4  [01;32mmain.cpp[0m
clickp4-MidEnd_4_Evaluator.p4   [01;32mMakefile[0m
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=vvim Ma
[J[01;32mmain.cpp[0m*             [J[01;32mMakefile[0m*             [Jmatchtable_model.cpp[J[A[0m[27m[24m[27Cvim Ma[Kkefile[1m [0m[0m [?1l>
[J]2;vim Makefile]1;vim[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"Makefile" 33L, 1087C[>c[1;1H[36mP4FILE[m=/home/yhs/clickp4/src/clickp4.p4
[36mCONNECTALFLAGS [m+= -D PARSER=Parser
[36mCONNECTALFLAGS [m+= -D DEPARSER=Deparser
[36mCONNECTALFLAGS [m+= -D MATCHTABLE=Control
[36mCONNECTALFLAGS [m+= -D TYPEDEF=StructDefines
[36mCONNECTALFLAGS [m+= -D NUM_RXCHAN=1
[36mCONNECTALFLAGS [m+= -D NUM_TXCHAN=1
[36mCONNECTALFLAGS [m+= -D NUM_HOSTCHAN=1
[36mCONNECTALFLAGS [m+= -D STREAM
[36mCONNECTALFLAGS [m+= -m matchtable_model.cpp
[36mCONNECTALFLAGS [m+= -D NUM_RXCHAN=1
[36mCONNECTALFLAGS [m+= -D NUM_TXCHAN=1
[36mCONNECTALFLAGS [m+= -D NUM_HOSTCHAN=1
[36mCONNECTALFLAGS [m+= -D NUM_METAGEN=1
[36mCONNECTALFLAGS [m+= -D NUM_PKTGEN=1
[36mCONNECTALFLAGS [m+= -D STREAM

[36mCONNECTALFLAGS [m+= --bsvpath=generatedbsv
[34m#CPPFILES = $(P4FPGADIR)/cpp/main.cpp $(SONICDIR)/sw/lpcap.c app_init.cpp[m
[36mCPPFILES [m= main.cpp [36m$(SONICDIR)[m/sw/lpcap.c app_init.cpp

[36mbuild:[m
[31m        p4fpga -o generatedbsv --p4-14 -v --top4 Evaluator -Tfcontrol:1,fparser:[m[23;1H[1m[34m@                                                                               [m[24;63H1,1[10Cé¡¶ç«¯[1;1H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;63H2[2;1H[?12l[?25h[?25l[24;63H3[3;1H[?12l[?25h[?25l[24;63H4[4;1H[?12l[?25h[?25l[24;63H5[5;1H[?12l[?25h[?25l[24;63H6[6;1H[?12l[?25h[?25l[24;63H7[7;1H[?12l[?25h[?25l[24;63H8[8;1H[?12l[?25h[?25l[24;63H9[9;1H[?12l[?25h[?25l[24;63H10,1[10;1H[?12l[?25h[?25l[24;64H1[11;1H[?12l[?25h[?25l[24;64H2[12;1H[?12l[?25h[?25l[24;64H3[13;1H[?12l[?25h[?25l[24;64H4[14;1H[?12l[?25h[?25l[24;64H5[15;1H[?12l[?25h[?25l[24;64H6[16;1H[?12l[?25h[?25l[24;64H5[15;1H[?12l[?25h[?25l[24;64H4[14;1H[?12l[?25h[?25l[24;64H3[13;1H[?12l[?25h[?25l[24;64H2[12;1H[?12l[?25h[?25l[24;64H1[11;1H[?12l[?25h[?25l[24;64H0[10;1H[?12l[?25h[?25l[24;63H9,1 [9;1H[?12l[?25h[?25l[24;63H8[8;1H[?12l[?25h[?25l[24;63H7[7;1H[?12l[?25h[?25l[24;63H6[6;1H[?12l[?25h[?25l[24;63H5[5;1H[?12l[?25h[?25l[24;63H4[4;1H[?12l[?25h[?25l[24;63H3[3;1H[?12l[?25h[?25l[24;63H2[2;1H[?12l[?25h[?25l[24;63H1[1;1H[?12l[?25h[?25l[24;63H2[2;1H[?12l[?25h[?25l[24;63H3[3;1H[?12l[?25h[?25l[24;63H4[4;1H[?12l[?25h[?25l[24;63H5[5;1H[?12l[?25h[?25l[24;63H6[6;1H[?12l[?25h[?25l[24;63H7[7;1H[?12l[?25h[?25l[24;63H8[8;1H[?12l[?25h[?25l[24;63H9[9;1H[?12l[?25h[?25l[24;63H10,1[10;1H[?12l[?25h[?25l[24;64H1[11;1H[?12l[?25h[?25l[24;64H2[12;1H[?12l[?25h[?25l[24;64H3[13;1H[?12l[?25h[?25l[24;64H4[14;1H[?12l[?25h[?25l[24;64H5[15;1H[?12l[?25h[?25l[24;64H6[16;1H[?12l[?25h[?25l[24;64H7,0-1[17;1H[?12l[?25h[?25l[24;64H8,1  [18;1H[?12l[?25h[?25l[24;64H9[19;1H[?12l[?25h[?25l[24;63H20[20;1H[?12l[?25h[?25l[24;64H1,0-1[21;1H[?12l[?25h[?25l[24;64H2,1  [22;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[22;1H[31m        p4fpga -o generatedbsv --p4-14 -v --top4 Evaluator -Tfcontrol:1,fparser::[23;1H1,table:1 [m[36m$(P4FILE)[m[24;1H[K[24;63H23,1-8[9C9%[22;8H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[24;63H[K[24;63H24,0-1[8C18%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[36mcompile:[m[24;63H[K[24;63H25,1[10C27%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[31m        make build.bluesim -j8[m[24;63H[K[24;63H26,1-8[8C36%[23;8H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[24;63H[K[24;63H27,0-1[8C45%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[36mrun-thru:[m[24;63H[K[24;63H28,1[10C54%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[31m        (cd bluesim; ./bin/ubuntu.exe -p ../[m[36m${T}[m[31m -r [m[36m${R}[m[31m -n [m[36m${N}[m[31m)[m[24;63H[K[24;63H29,1-8[8C63%[23;8H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[24;63H[K[24;63H30,0-1[8C72%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[35minclude[m /home/yhs/p4fpga/examples/Makefile.common[24;63H[K[24;63H31,1[10C81%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[36mBSVFILES [m+= generatedbsv/ConnectalTypes.bsv[24;63H[K[24;63H32,1[10C90%[23;1H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[36mBSVFILES [m+= [36m$(SONICDIR)[m/hw/bsv/DbgDefs.bsv[24;63H[K[24;63H33,1[9Cåº•ç«¯[23;1H[?12l[?25h[?25l[24;63H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake build[1m [0m[0m [?1l>
]2;make build]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
p4fpga -o generatedbsv --p4-14 -v --top4 Evaluator -Tfcontrol:1,fparser:1,table:1 /home/yhs/clickp4/src/clickp4.p4
Invoking preprocessor 
cpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4_14include /home/yhs/clickp4/src/clickp4.p4
Invoking preprocessor 
cpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4include /usr/local/share/p4c/p4include/v1model.p4
Parsing P4-16 program /usr/local/share/p4c/p4include/v1model.p4
Parsing P4-14 program /home/yhs/clickp4/src/clickp4.p4
Converting to P4-16
Converter_0_DoConstantFolding
Converter_1_CheckHeaderTypes
Converter_2_TypeCheck
Converter_3_DiscoverStructure
Converter_4_ComputeCallGraph
Converter_5_Rewriter
Converter_6_FixExtracts
FrontEnd_0_PrettyPrint
FrontEnd_1_ValidateParsedProgram
FrontEnd_2_CreateBuiltins
FrontEnd_3_ResolveReferences
FrontEnd_4_ConstantFolding
FrontEnd_5_InstantiateDirectCalls
FrontEnd_6_ResolveReferences
FrontEnd_7_TypeInference
FrontEnd_8_BindTypeVariables
FrontEnd_9_ClearTypeMap
FrontEnd_10_TableKeyNames
FrontEnd_11_ConstantFolding
FrontEnd_12_StrengthReduction
FrontEnd_13_UselessCasts
FrontEnd_14_SimplifyControlFlow
FrontEnd_15_FrontEndDump
FrontEnd_16_RemoveAllUnusedDeclarations
FrontEnd_17_SimplifyParsers
FrontEnd_18_ResetHeaders
FrontEnd_19_UniqueNames
FrontEnd_20_MoveDeclarations
FrontEnd_21_MoveInitializers
FrontEnd_22_SideEffectOrdering
FrontEnd_23_SetHeaders
FrontEnd_24_SimplifyControlFlow
FrontEnd_25_MoveDeclarations
FrontEnd_26_SimplifyDefUse
FrontEnd_27_UniqueParameters
FrontEnd_28_SimplifyControlFlow
FrontEnd_29_SpecializeAll
FrontEnd_30_RemoveParserControlFlow
FrontEnd_31_FrontEndLast
MidEnd_0_RemoveReturns
MidEnd_1_MoveConstructors
MidEnd_2_RemoveAllUnusedDeclarations
MidEnd_3_ClearTypeMap
MidEnd_4_Evaluator
Writing program to ./clickp4-MidEnd_4_Evaluator.p4
MidEnd_5_Inline
MidEnd_6_InlineActions
MidEnd_7_LocalizeAllActions
MidEnd_8_UniqueNames
MidEnd_9_UniqueParameters
MidEnd_10_SimplifyControlFlow
MidEnd_11_RemoveActionParameters
MidEnd_12_SimplifyKey
MidEnd_13_ConstantFolding
MidEnd_14_StrengthReduction
MidEnd_15_SimplifySelectCases
MidEnd_16_ExpandLookahead
MidEnd_17_SimplifyParsers
MidEnd_18_StrengthReduction
MidEnd_19_EliminateTuples
MidEnd_20_CopyStructures
MidEnd_21_NestedStructs
MidEnd_22_SimplifySelectList
MidEnd_23_Predication
MidEnd_24_ConstantFolding
MidEnd_25_LocalCopyPropagation
MidEnd_26_ConstantFolding
MidEnd_27_MoveDeclarations
MidEnd_28_SimplifyControlFlow
MidEnd_29_CompileTimeOperations
MidEnd_30_TableHit
MidEnd_31_MoveActionsToTables
MidEnd_32_TypeChecking
MidEnd_33_SimplifyControlFlow
MidEnd_34_RemoveLeftSlices
MidEnd_35_TypeChecking
MidEnd_36_ConstantFolding
MidEnd_37_TypeChecking
MidEnd_38_SimplifyControlFlow
MidEnd_39_RemoveAllUnusedDeclarations
MidEnd_40_Evaluator
Writing program to ./clickp4-MidEnd_40_Evaluator.p4
MidEnd_41_VisitFunctor
action _act_set_chain_0
action _act_set_bitmap_0
action NoAction_1
action list pipeline_start_tbl_pipeline_start_0/pipeline_start_tbl_pipeline_start 3 2
key size32
key size32
key size8
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=llsusb[?1l>
]2;lsusb]1;lsusbBus 002 Device 002: ID 8087:8000 Intel Corp. 
Bus 002 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 001 Device 002: ID 8087:8008 Intel Corp. 
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 004 Device 003: ID 1d5c:2000  
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
Bus 003 Device 004: ID 148f:7601 Ralink Technology, Corp. MT7601U Wireless Adapter
Bus 003 Device 003: ID 04ca:0061 Lite-On Technology Corp. 
Bus 003 Device 002: ID 413c:2107 Dell Computer Corp. 
Bus 003 Device 005: ID 0403:6014 Future Technology Devices International, Ltd FT232H Single HS USB-UART/FIFO IC
Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=lsusb[?1l>
]2;lsusb]1;lsusbBus 002 Device 002: ID 8087:8000 Intel Corp. 
Bus 002 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 001 Device 002: ID 8087:8008 Intel Corp. 
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
Bus 003 Device 004: ID 148f:7601 Ralink Technology, Corp. MT7601U Wireless Adapter
Bus 003 Device 003: ID 04ca:0061 Lite-On Technology Corp. 
Bus 003 Device 002: ID 413c:2107 Dell Computer Corp. 
Bus 003 Device 005: ID 0403:6014 Future Technology Devices International, Ltd FT232H Single HS USB-UART/FIFO IC
Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=lsusb[?1l>
]2;lsusb]1;lsusbBus 002 Device 002: ID 8087:8000 Intel Corp. 
Bus 002 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 001 Device 002: ID 8087:8008 Intel Corp. 
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 004 Device 004: ID 1d5c:2000  
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
Bus 003 Device 004: ID 148f:7601 Ralink Technology, Corp. MT7601U Wireless Adapter
Bus 003 Device 003: ID 04ca:0061 Lite-On Technology Corp. 
Bus 003 Device 002: ID 413c:2107 Dell Computer Corp. 
Bus 003 Device 005: ID 0403:6014 Future Technology Devices International, Ltd FT232H Single HS USB-UART/FIFO IC
Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake compile[1m [0m[0m [?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/01_start'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.rename(/home/yhs/clickp4_fpga/01_start/bluesim/Makefile.new, /home/yhs/clickp4_fpga/01_start/bluesim/Makefile)
os.rename(/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h)
make -C bluesim --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2343625944']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2343625944 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o  /home/yhs/connectal/cpp/TlpReplay.cpp
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o  /home/yhs/connectal/cpp/BsimDma.cpp
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o  /home/yhs/connectal/cpp/sock_utils.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o  /home/yhs/connectal/cpp/portalPrintf.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o  /home/yhs/connectal/cpp/XsimTop.cpp
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o  /home/yhs/connectal/cpp/poller.cpp
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o  /home/yhs/connectal/cpp/transportSocket.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o  /home/yhs/connectal/cpp/transportHardware.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o  /home/yhs/connectal/cpp/transportXsim.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o  /home/yhs/connectal/cpp/portal.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgRequest.c
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgIndication.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/GeneratedCppCallbacks.cpp
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o  /home/yhs/clickp4_fpga/01_start/matchtable_model.cpp
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o  /home/yhs/p4fpga/bsv/library/AsymmetricBRAM/mem_model.c
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalMemory.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AxiMasterSlave.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/BscanE2.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SyncBits.bsv]
BSV_BO [ /home/yhs/connectal/bsv/BramMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/EHR.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/ConfigCounter.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Leds.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Arith.bsv]
BSV_BO [ /home/yhs/connectal/bsv/LinkerLib.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Stream.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkEHR2BSV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkEHR2BSV.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/Utils.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/01_start/generatedbsv/ConnectalTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgDefs.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/BcamTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/HashUnit.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PrintTrace.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Stream.bsv", line 26, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
BSV_BO [ /home/yhs/p4fpga/bsv/library/StringUtils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SynthBuilder.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalClocks.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Lists.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Sims.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/LedController.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalXilinxCells.bsv]
BSV_BO [ /home/yhs/connectal/bsv/EHRM.bsv]
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
g++ -O -g -I/home/yhs/clickp4_fpga/01_start/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/01_start/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o
BSV_BO [ /home/yhs/connectal/bsv/AxiStream.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Bscan.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBram.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PriorityEncoder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkLedController.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkLedController.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamGearbox.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XBar.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CFFIFO.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBramFifo.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pipe.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieTracer.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 34, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/XBar.bsv", line 16, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getDataCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getIdleCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getSopCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getEopCount'
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(16, 32)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxUp_16_32.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxUp_16_32.ba
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(32, 64)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxUp_32_64.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxUp_32_64.ba
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(32, 16)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxDn_32_16.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxDn_32_16.ba
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(64, 32)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxDn_64_32.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkStreamGearboxDn_64_32.ba
Warning: "/home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv", line 80, column 15: (T0054)
  Field not defined: `flush'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 150, column 94: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 160, column 93: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/PcieTracer.bsv", line 76, column 8: (G0010)
  Rule "bramMuxReg_respond_1" was treated as more urgent than
  "bramMuxReg_respond". Conflicts:
    "bramMuxReg_respond_1" cannot fire before "bramMuxReg_respond":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
    "bramMuxReg_respond" cannot fire before "bramMuxReg_respond_1":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPcieTracer.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPcieTracer.ba
BSV_BO [ /home/yhs/connectal/bsv/Adapter.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Ethernet.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/AsymmetricBRAM/AsymmetricBRAM.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Register.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxRx.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/StructDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Engine.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mem_create.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mem_clean.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mem_read.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mem_write.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Ram9b.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Channel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/UnionDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AddressGenerator.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalCompletionBuffer.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SimDma.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Axi4MasterSlave.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketBuffer.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/EthMac.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/simDma_init.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/simDma_initfd.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/simDma_idreturn.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/write_simDma32.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/write_simDma64.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/read_simDma32.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/read_simDma64.ba
Warning: "/home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv", line 494, column 23: (T0054)
  Field not defined: `printServer'
Warning: "/home/yhs/connectal/bsv/Axi4MasterSlave.bsv", line 187, column 20: (T0054)
  Field not defined: `last'
BSV_BO [ /home/yhs/connectal/bsv/AxiBits.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkBinaryCamBSV.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkBinaryCamBSV.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/MatchTable.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieCsr.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MMU.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PacketBuffer.bsv", line 52, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(8, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketBuffer_8.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketBuffer_8.ba
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(16, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketBuffer_16.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketBuffer_16.ba
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(64, 4)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketBuffer_64.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketBuffer_64.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/Tap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGen.bsv]
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `aresetn'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 393, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 523, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxPhyWrap.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 42, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `lookupPort'
Compilation message: Built SynthModule for type DMHC::DMHCIfc#(1024, 4, 2, 64, 64)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "lookup_mtable". Conflicts:
    "lookup_gtables" cannot fire before "lookup_mtable":
      calls to rec_value.wset vs. rec_value.wset
    "lookup_mtable" cannot fire before "lookup_gtables":
      calls to rec_value.wset vs. rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_key" was treated as more urgent than
  "ldvn_action_l30c9". Conflicts:
    "lookup_key" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "ldvn_action_l30c9" cannot fire before "lookup_key":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l128c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l128c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l128c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l164c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l164c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l164c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l172c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l172c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l172c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l243c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l243c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l243c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	new_mslot.write vs. new_mslot.read
    "mslot_replacement_action_l251c9" cannot fire before "new_key_value":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l251c9" cannot fire before "init_tables":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "lookup_gtables" cannot fire before "mslot_replacement_action_l258c9":
      calls to m_table.a_put vs. m_table.a_put
    "mslot_replacement_action_l258c9" cannot fire before "lookup_gtables":
      calls to
	m_table.a_put vs. m_table.a_put
	inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l258c9":
      calls to mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l258c9" cannot fire before "init_tables":
      calls to inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_fsm_start" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "ldvn_fsm_start" cannot fire before "mslot_replacement_action_l258c9":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
    "mslot_replacement_action_l258c9" cannot fire before "ldvn_fsm_start":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_fsm_start". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_fsm_start":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
    "mslot_replacement_fsm_start" cannot fire before "new_key_value":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkDMHC_64.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkDMHC_64.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/Library.bsv]
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv", line 272, column 21: (T0054)
  Field not defined: `error'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServerInternal.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MemMgmt.bsv]
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "mkConnectionGetPut_1". Conflicts:
    "mkConnectionGetPut" cannot fire before "mkConnectionGetPut_1":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
    "mkConnectionGetPut_1" cannot fire before "mkConnectionGetPut":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_sglist" was treated as more urgent than "stage4". Conflicts:
    "request_sglist" cannot fire before "stage4":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
    "stage4" cannot fire before "request_sglist":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_region" was treated as more urgent than "stage1_1". Conflicts:
    "request_region" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "stage1_1" cannot fire before "request_region":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage2" was treated as more urgent than "stage2_1". Conflicts:
    "stage2" cannot fire before "stage2_1":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
    "stage2_1" cannot fire before "stage2":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage4" was treated as more urgent than "stage4_1". Conflicts:
    "stage4" cannot fire before "stage4_1":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
    "stage4_1" cannot fire before "stage4":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage1_1" was treated as more urgent than "idReturnRule". Conflicts:
    "stage1_1" cannot fire before "idReturnRule":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "idReturnRule" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkMMUSynth.sched
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceBramWrAddr__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceBramWrAddrReg.write vs. tlpTraceBramWrAddrReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceLimit__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceLimitReg.write vs. tlpTraceLimitReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTracing__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTracingReg.write vs. tlpTracingReg.write
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkMMUSynth.ba
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPcieControlAndStatusRegs.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPcieControlAndStatusRegs.ba
BSV_BO [ /home/yhs/connectal/bsv/MemServerInternal.bsv]
BSV_BO [ /home/yhs/connectal/bsv/HostInterface.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XilinxEthPhy.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Parser.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `error'
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `configResp'
BSV_BO [ /home/yhs/connectal/bsv/Portal.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServer.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemServer.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/NfsumePins.bsv]
Error: "/home/yhs/clickp4_fpga/01_start/generatedbsv/DeparserGenerated.bsv", line 4, column 1: (P0005)
  Unexpected `}'; expected enum tag
make[2]: *** [obj/Deparser.bo] é”™è¯¯ 1
make[2]: *** æ­£åœ¨ç­‰å¾…æœªå®Œæˆçš„ä»»åŠ¡....
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 17: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_1". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_1":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_1" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_2". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_2":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_2" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_3". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_3":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_3" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept" was treated as more urgent than
  "fsmrl_rl_accept_1". Conflicts:
    "fsmrl_rl_accept" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_4". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_4":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_4" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont" was treated as more urgent than
  "fsmrl_rl_cont_1". Conflicts:
    "fsmrl_rl_cont" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_1" was treated as more urgent than
  "fsmrl_rl_cont_2". Conflicts:
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept_1" was treated as more urgent than
  "fsmrl_rl_accept_2". Conflicts:
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept_2":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_2" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_2" was treated as more urgent than
  "fsmrl_rl_cont_3". Conflicts:
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_3" was treated as more urgent than
  "fsmrl_rl_cont_4". Conflicts:
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_4":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_4" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkParser.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkParser.ba
make[1]: *** [build.bluesim] é”™è¯¯ 2
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/01_start'
make: *** [compile] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=make compile[?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/01_start'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h.new)
make -C bluesim --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2343625944']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2343625944 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgRequest.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgIndication.c
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/GeneratedCppCallbacks.cpp
BSV_BO [ /home/yhs/connectal/bsv/CnocPortal.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CtrlMux.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuff.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
ubuntu.exe
g++ -O -g -I/home/yhs/clickp4_fpga/01_start/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/01_start/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
Error: Unknown position: (S0058)
  Bluespec is unable to checkout the required license. Information from
  license software is given below.
  Cannot connect to license server system.
   The license server manager (lmgrd) has not been started yet,
   the wrong port@host or license file is being used, or the
   port or hostname in the license file has been changed.
  Feature:       BCOMP
  Server name:   59.66.24.99
  License path:  27000@59.66.24.99
  FLEXnet Licensing error:-15,570.  System Error: 115 "Operation now in progress"
  For further information, refer to the FLEXnet Licensing End User Guide,
  available at "www.macrovision.com".
Error: Unknown position: (S0058)
  Bluespec is unable to checkout the required license. Information from
  license software is given below.
  Cannot connect to license server system.
   The license server manager (lmgrd) has not been started yet,
   the wrong port@host or license file is being used, or the
   port or hostname in the license file has been changed.
  Feature:       BCOMP
  Server name:   59.66.24.99
  License path:  27000@59.66.24.99
  FLEXnet Licensing error:-15,570.  System Error: 115 "Operation now in progress"
  For further information, refer to the FLEXnet Licensing End User Guide,
  available at "www.macrovision.com".
make[2]: *** [obj/CnocPortal.bo] é”™è¯¯ 1
make[2]: *** æ­£åœ¨ç­‰å¾…æœªå®Œæˆçš„ä»»åŠ¡....
make[2]: *** [obj/IfcNames.bo] é”™è¯¯ 1
Error: Unknown position: (S0058)
  Bluespec is unable to checkout the required license. Information from
  license software is given below.
  Cannot connect to license server system.
   The license server manager (lmgrd) has not been started yet,
   the wrong port@host or license file is being used, or the
   port or hostname in the license file has been changed.
  Feature:       BCOMP
  Server name:   59.66.24.99
  License path:  27000@59.66.24.99
  FLEXnet Licensing error:-15,570.  System Error: 115 "Operation now in progress"
  For further information, refer to the FLEXnet Licensing End User Guide,
  available at "www.macrovision.com".
Error: Unknown position: (S0058)
  Bluespec is unable to checkout the required license. Information from
  license software is given below.
  Cannot connect to license server system.
   The license server manager (lmgrd) has not been started yet,
   the wrong port@host or license file is being used, or the
   port or hostname in the license file has been changed.
  Feature:       BCOMP
  Server name:   59.66.24.99
  License path:  27000@59.66.24.99
  FLEXnet Licensing error:-15,570.  System Error: 115 "Operation now in progress"
  For further information, refer to the FLEXnet Licensing End User Guide,
  available at "www.macrovision.com".
make[2]: *** [obj/SharedBuff.bo] é”™è¯¯ 1
make[2]: *** [obj/Deparser.bo] é”™è¯¯ 1
Error: Unknown position: (S0058)
  Bluespec is unable to checkout the required license. Information from
  license software is given below.
  Cannot connect to license server system.
   The license server manager (lmgrd) has not been started yet,
   the wrong port@host or license file is being used, or the
   port or hostname in the license file has been changed.
  Feature:       BCOMP
  Server name:   59.66.24.99
  License path:  27000@59.66.24.99
  FLEXnet Licensing error:-15,570.  System Error: 115 "Operation now in progress"
  For further information, refer to the FLEXnet Licensing End User Guide,
  available at "www.macrovision.com".
make[2]: *** [obj/Board.bo] é”™è¯¯ 1
Error: Unknown position: (S0058)
  Bluespec is unable to checkout the required license. Information from
  license software is given below.
  Cannot connect to license server system.
   The license server manager (lmgrd) has not been started yet,
   the wrong port@host or license file is being used, or the
   port or hostname in the license file has been changed.
  Feature:       BCOMP
  Server name:   59.66.24.99
  License path:  27000@59.66.24.99
  FLEXnet Licensing error:-15,570.  System Error: 115 "Operation now in progress"
  For further information, refer to the FLEXnet Licensing End User Guide,
  available at "www.macrovision.com".
make[2]: *** [obj/CtrlMux.bo] é”™è¯¯ 1
make[1]: *** [build.bluesim] é”™è¯¯ 2
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/01_start'
make: *** [compile] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=make compile[?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/01_start'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h.new)
make -C bluesim --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2343625944']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2343625944 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgRequest.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgIndication.c
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/GeneratedCppCallbacks.cpp
BSV_BO [ /home/yhs/connectal/bsv/CnocPortal.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CtrlMux.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuff.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
ubuntu.exe
g++ -O -g -I/home/yhs/clickp4_fpga/01_start/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/01_start/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
Error: "/home/yhs/clickp4_fpga/01_start/generatedbsv/DeparserGenerated.bsv", line 35, column 5: (P0075)
  Case statement with no clauses
make[2]: *** [obj/Deparser.bo] é”™è¯¯ 1
make[2]: *** æ­£åœ¨ç­‰å¾…æœªå®Œæˆçš„ä»»åŠ¡....
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkBoardSynth.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkBoardSynth.ba
make[1]: *** [build.bluesim] é”™è¯¯ 2
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/01_start'
make: *** [compile] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=make compile[?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/01_start'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h.new)
make -C bluesim --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2343625944']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2343625944 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgRequest.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgIndication.c
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/GeneratedCppCallbacks.cpp
BSV_BO [ /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Table.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/StoreAndForward.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
ubuntu.exe
g++ -O -g -I/home/yhs/clickp4_fpga/01_start/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/01_start/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
Warning: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 61, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 20: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/library/StoreAndForward.bsv", line 267, column 32: (T0054)
  Field not defined: `freeDone'
BSV_BO [ /home/yhs/p4fpga/bsv/library/HostChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/HeaderSerializer.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_cont". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_cont":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
	rg_shift_amt.write vs. rg_shift_amt.read
    "rl_stage3_cont" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_end". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_end":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
    "rl_stage3_end" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_stage3_begin" was treated as more urgent than
  "rl_header_completion". Conflicts:
    "rl_stage3_begin" cannot fire before "rl_header_completion":
      calls to deparsing.write vs. deparsing.read
    "rl_header_completion" cannot fire before "rl_stage3_begin":
      calls to rg_shift_amt.write vs. rg_shift_amt.read
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkDeparser.sched
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Control.bsv]
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkDeparser.ba
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktCapChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGenChannel.bsv]
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 9, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 11, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 12, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/MatchTable.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/MatchTable.defines
Error: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 37, column 21: (P0002)
  Bad character in input: '\65306'
make[2]: *** [obj/Control.bo] é”™è¯¯ 1
make[2]: *** æ­£åœ¨ç­‰å¾…æœªå®Œæˆçš„ä»»åŠ¡....
Warning: "/home/yhs/p4fpga/bsv/library/PktGenChannel.bsv", line 46, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkHeaderSerializer.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkHeaderSerializer.ba
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkHostChannel.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkHostChannel.ba
make[1]: *** [build.bluesim] é”™è¯¯ 2
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/01_start'
make: *** [compile] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=make compile[?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/01_start'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h.new)
make -C bluesim --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2343625944']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2343625944 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgRequest.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgIndication.c
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/GeneratedCppCallbacks.cpp
BSV_BO [ /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Control.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketModifier.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/RxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxChannel.bsv]
ubuntu.exe
g++ -O -g -I/home/yhs/clickp4_fpga/01_start/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/01_start/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 9, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 11, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 12, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/MatchTable.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/MatchTable.defines
Error: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 36, column 21: (P0002)
  Bad character in input: '\65306'
make[2]: *** [obj/Control.bo] é”™è¯¯ 1
make[2]: *** æ­£åœ¨ç­‰å¾…æœªå®Œæˆçš„ä»»åŠ¡....
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketModifier.sched
Elaborated module file created: /home/yhs/clickp4_fpga/01_start/bluesim/obj/mkPacketModifier.ba
make[1]: *** [build.bluesim] é”™è¯¯ 2
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/01_start'
make: *** [compile] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=make compile[?1l>
]2;make compile]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make build.bluesim -j8
grep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
make[1]: æ­£åœ¨è¿›å…¥ç›®å½• `/home/yhs/clickp4_fpga/01_start'
BOARD=bluesim PROJECTDIR=bluesim make --no-print-directory gentarget prebuild 
touch bluesim/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'bluesim/generatedbsv', '--cnoc', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2343625944', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/bluesim/jni/ConnectalProjectConfig.h.new)
make -C bluesim --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:111: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2343625944']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/bluesim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['PhysAddrWidth', '40']
split ['CONNECTAL_BITS_DEPENDENCES', 'bsim']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2343625944 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/bluesim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D SIMULATION -D CONNECTAL_BITS_DEPENDENCES=bsim -D BOARD_bluesim --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/XsimTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2155: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:934: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2162: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:941: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2169: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:948: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2176: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:955: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2206: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:962: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2220: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:999: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2229: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2236: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1015: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2243: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1022: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2250: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1029: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2257: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1036: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2264: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1043: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2280: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1064: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2287: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1087: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2294: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1094: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2301: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1101: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2308: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1124: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2315: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1161: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2322: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1168: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2329: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1175: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2336: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1182: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2343: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1189: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2357: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1196: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2366: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2373: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1219: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2380: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1226: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2387: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1233: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2394: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1240: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2408: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1277: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2415: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1291: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2422: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1319: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2431: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2438: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1342: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2452: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1372: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2466: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1393: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2473: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1400: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2480: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1407: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1414: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2494: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1421: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2501: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1428: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2515: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1435: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2522: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1442: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2538: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1456: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgRequest.c
mkdir -p  /home/yhs/clickp4_fpga/01_start/bluesim/lib
cc -c   -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/XsimMsgIndication.c
BSV_BO [ /home/yhs/clickp4_fpga/01_start/bluesim/generatedbsv/IfcNames.bsv]
g++ -c  -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -o  /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o  /home/yhs/clickp4_fpga/01_start/bluesim/jni/GeneratedCppCallbacks.cpp
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Control.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamChannel.bsv]
ubuntu.exe
g++ -O -g -I/home/yhs/clickp4_fpga/01_start/bluesim/jni -shared -fpic -std=c++11 -L"/home/hwang/questasim/questa_sim/gcc-4.3.3-linux_x86_64/lib64" -fPIC -Ijni -I /home/yhs/connectal/cpp -I /home/yhs/connectal -O  -g -o /home/yhs/clickp4_fpga/01_start/bluesim/bin/libconnectal-sim.so /home/yhs/clickp4_fpga/01_start/bluesim/lib/TlpReplay.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/BsimDma.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/sock_utils.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portalPrintf.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimTop.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/poller.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportSocket.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportHardware.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/transportXsim.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/portal.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgRequest.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/XsimMsgIndication.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/GeneratedCppCallbacks.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/matchtable_model.o /home/yhs/clickp4_fpga/01_start/bluesim/lib/mem_model.o
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 9, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 11, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 12, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/MatchTable.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/MatchTable.defines
Error: "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line 65, column 10: (T0099)
  Duplicate typeclass instances defined for
  Table::Action_execute#(UnionDefines::PipelineStartTblPipelineStartParam) The
  previous instance was defined at
  "/home/yhs/clickp4_fpga/01_start/generatedbsv/ControlGenerated.bsv", line
  54, column 10 Please remove an applicable instance declaration or deriving
  request
make[2]: *** [obj/Control.bo] é”™è¯¯ 1
make[2]: *** æ­£åœ¨ç­‰å¾…æœªå®Œæˆçš„ä»»åŠ¡....
make[1]: *** [build.bluesim] é”™è¯¯ 2
make[1]:æ­£åœ¨ç¦»å¼€ç›®å½• `/home/yhs/clickp4_fpga/01_start'
make: *** [compile] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=a make compile