// Seed: 1381574899
`timescale 1 ps / 1 ps `timescale 1ps / 1ps `default_nettype id_7
module module_0 (
    input id_0,
    output logic id_1,
    input tri id_2,
    output id_3,
    input id_4#(.id_9(1'd0)),
    input logic id_5,
    input logic id_6,
    input id_7,
    output id_8
);
  logic id_10 = id_9;
  type_19(
      id_2(1 - 1), id_4
  );
  logic id_11;
  assign id_1 = id_10;
  assign id_9 = id_2[1 : (1)];
  assign id_9 = 1;
  logic id_12;
  type_21 id_13 (
      id_3,
      id_11,
      1,
      1,
      1,
      1
  );
endmodule
