{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642858894353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642858894361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 22 14:41:34 2022 " "Processing started: Sat Jan 22 14:41:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642858894361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858894361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RBCPU_16bit -c RBCPU_16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RBCPU_16bit -c RBCPU_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858894361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642858895258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642858895258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rbcpu_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rbcpu_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RBCPU_16bit " "Found entity 1: RBCPU_16bit" {  } { { "RBCPU_16bit.bdf" "" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858911823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858911823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "CPU_Controller.bdf" "" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/CPU_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858911831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858911831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912685 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cycle_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_counter-RTL " "Found design unit 1: cycle_counter-RTL" {  } { { "cycle_counter.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/cycle_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912685 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycle_counter " "Found entity 1: cycle_counter" {  } { { "cycle_counter.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/cycle_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_controller_tb-tb " "Found design unit 1: cpu_controller_tb-tb" {  } { { "cpu_controller_tb.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/cpu_controller_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912685 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_controller_tb " "Found entity 1: cpu_controller_tb" {  } { { "cpu_controller_tb.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/cpu_controller_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "instruction_register.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/instruction_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912693 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/instruction_register.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912693 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-rtl " "Found design unit 1: program_counter-rtl" {  } { { "program_counter.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/program_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912693 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/program_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rbcpu_16bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rbcpu_16bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rbcpu_16bit_tb-tb " "Found design unit 1: rbcpu_16bit_tb-tb" {  } { { "rbcpu_16bit_tb.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/rbcpu_16bit_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912701 ""} { "Info" "ISGN_ENTITY_NAME" "1 rbcpu_16bit_tb " "Found entity 1: rbcpu_16bit_tb" {  } { { "rbcpu_16bit_tb.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/rbcpu_16bit_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memMux-comb " "Found design unit 1: memMux-comb" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912701 ""} { "Info" "ISGN_ENTITY_NAME" "1 memMux " "Found entity 1: memMux" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alumux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluMux0-comb " "Found design unit 1: aluMux0-comb" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912701 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluMux0 " "Found entity 1: aluMux0" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alumux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluMux1-comb " "Found design unit 1: aluMux1-comb" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912709 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluMux1 " "Found entity 1: aluMux1" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-rtl " "Found design unit 1: accumulator-rtl" {  } { { "accumulator.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/accumulator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912709 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/accumulator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Comb " "Found design unit 1: ALU-Comb" {  } { { "ALU.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912717 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmdemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmdemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwmDemux-comb " "Found design unit 1: pwmDemux-comb" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912717 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwmDemux " "Found entity 1: pwmDemux" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.bdf" "" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_controller-RTL " "Found design unit 1: pwm_controller-RTL" {  } { { "pwm_controller.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912725 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_dc_per.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_dc_per.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_dc_per-behavior " "Found design unit 1: reg_dc_per-behavior" {  } { { "reg_dc_per.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/reg_dc_per.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912725 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_dc_per " "Found entity 1: reg_dc_per" {  } { { "reg_dc_per.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/reg_dc_per.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_counter-behavior " "Found design unit 1: pwm_counter-behavior" {  } { { "pwm_counter.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912725 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_counter " "Found entity 1: pwm_counter" {  } { { "pwm_counter.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_dc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_dc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_dc-behavior " "Found design unit 1: comparator_dc-behavior" {  } { { "comparator_dc.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/comparator_dc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912733 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_dc " "Found entity 1: comparator_dc" {  } { { "comparator_dc.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/comparator_dc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_per.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_per.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_per-behavior " "Found design unit 1: comparator_per-behavior" {  } { { "comparator_per.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/comparator_per.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912733 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_per " "Found entity 1: comparator_per" {  } { { "comparator_per.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/comparator_per.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_generator_tb-tb " "Found design unit 1: pwm_generator_tb-tb" {  } { { "pwm_generator_tb.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912733 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator_tb " "Found entity 1: pwm_generator_tb" {  } { { "pwm_generator_tb.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-behaviour " "Found design unit 1: freq_div-behaviour" {  } { { "freq_div.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/freq_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912741 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/freq_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642858912741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RBCPU_16bit " "Elaborating entity \"RBCPU_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642858912813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:inst " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:inst\"" {  } { { "RBCPU_16bit.bdf" "inst" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 112 128 336 904 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU_Controller:inst\|decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"CPU_Controller:inst\|decoder:inst\"" {  } { { "CPU_Controller.bdf" "inst" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/CPU_Controller.bdf" { { 144 360 568 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912853 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_s decoder.vhd(22) " "VHDL Process Statement warning at decoder.vhd(22): inferring latch(es) for signal or variable \"n_s\", which holds its previous value in one or more paths through the process" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s35 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s35\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s34 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s34\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s33 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s33\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s32 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s32\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s31 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s31\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s30 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s30\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s29 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s29\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s28 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s28\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s27 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s27\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s26 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s26\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s25 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s25\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s24 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s24\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s23 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s23\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s22 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s22\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s21 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s21\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s20 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s20\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s19 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s19\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s18 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s18\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.s17 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.s17\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S16 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S16\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S15 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S15\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S14 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S14\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S13 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S13\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S12 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S12\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S11 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S11\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S10 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S10\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S9 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S9\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S8 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S8\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S7 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S7\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S6 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S6\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S5 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S5\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S4 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S4\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S3 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S3\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S2 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S2\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S1 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S1\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.S0 decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.S0\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_dec_proc:n_s.Su decoder.vhd(22) " "Inferred latch for \"next_state_dec_proc:n_s.Su\" at decoder.vhd(22)" {  } { { "decoder.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/decoder.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912861 "|RBCPU_16bit|CPU_Controller:inst|decoder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_counter CPU_Controller:inst\|cycle_counter:inst1 " "Elaborating entity \"cycle_counter\" for hierarchy \"CPU_Controller:inst\|cycle_counter:inst1\"" {  } { { "CPU_Controller.bdf" "inst1" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/CPU_Controller.bdf" { { 176 48 232 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:inst4 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:inst4\"" {  } { { "RBCPU_16bit.bdf" "inst4" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 48 -144 8 128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst2 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst2\"" {  } { { "RBCPU_16bit.bdf" "inst2" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 1376 560 768 1520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst21 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst21\"" {  } { { "RBCPU_16bit.bdf" "inst21" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 992 576 808 1104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMux0 aluMux0:inst10 " "Elaborating entity \"aluMux0\" for hierarchy \"aluMux0:inst10\"" {  } { { "RBCPU_16bit.bdf" "inst10" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 440 592 704 712 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluMux0_output aluMux0.vhd(17) " "VHDL Process Statement warning at aluMux0.vhd(17): inferring latch(es) for signal or variable \"aluMux0_output\", which holds its previous value in one or more paths through the process" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[0\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[0\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[1\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[1\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[2\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[2\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[3\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[3\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[4\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[4\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[5\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[5\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[6\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[6\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[7\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[7\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[8\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[8\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[9\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[9\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[10\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[10\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux0_output\[11\] aluMux0.vhd(17) " "Inferred latch for \"aluMux0_output\[11\]\" at aluMux0.vhd(17)" {  } { { "aluMux0.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux0.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912909 "|RBCPU_16bit|aluMux0:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmDemux pwmDemux:inst5 " "Elaborating entity \"pwmDemux\" for hierarchy \"pwmDemux:inst5\"" {  } { { "RBCPU_16bit.bdf" "inst5" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 424 488 568 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pwmDemux0_output pwmDemux.vhd(16) " "VHDL Process Statement warning at pwmDemux.vhd(16): inferring latch(es) for signal or variable \"pwmDemux0_output\", which holds its previous value in one or more paths through the process" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pwmDemux1_output pwmDemux.vhd(16) " "VHDL Process Statement warning at pwmDemux.vhd(16): inferring latch(es) for signal or variable \"pwmDemux1_output\", which holds its previous value in one or more paths through the process" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[0\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[0\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[1\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[1\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[2\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[2\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[3\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[3\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[4\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[4\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[5\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[5\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[6\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[6\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912917 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[7\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[7\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[8\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[8\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[9\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[9\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[10\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[10\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux1_output\[11\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux1_output\[11\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[0\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[0\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[1\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[1\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[2\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[2\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[3\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[3\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[4\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[4\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[5\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[5\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[6\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[6\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[7\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[7\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[8\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[8\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[9\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[9\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[10\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[10\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwmDemux0_output\[11\] pwmDemux.vhd(16) " "Inferred latch for \"pwmDemux0_output\[11\]\" at pwmDemux.vhd(16)" {  } { { "pwmDemux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwmDemux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 "|RBCPU_16bit|pwmDemux:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst3 " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst3\"" {  } { { "RBCPU_16bit.bdf" "inst3" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 160 416 584 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst13 " "Elaborating entity \"ram\" for hierarchy \"ram:inst13\"" {  } { { "RBCPU_16bit.bdf" "inst13" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 248 1144 1344 360 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMux memMux:inst7 " "Elaborating entity \"memMux\" for hierarchy \"memMux:inst7\"" {  } { { "RBCPU_16bit.bdf" "inst7" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 288 768 1048 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memMux_output memMux.vhd(16) " "VHDL Process Statement warning at memMux.vhd(16): inferring latch(es) for signal or variable \"memMux_output\", which holds its previous value in one or more paths through the process" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[0\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[0\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[1\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[1\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[2\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[2\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[3\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[3\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[4\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[4\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[5\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[5\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[6\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[6\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memMux_output\[7\] memMux.vhd(16) " "Inferred latch for \"memMux_output\[7\]\" at memMux.vhd(16)" {  } { { "memMux.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/memMux.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|memMux:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst1 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst1\"" {  } { { "RBCPU_16bit.bdf" "inst1" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 120 648 832 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMux1 aluMux1:inst11 " "Elaborating entity \"aluMux1\" for hierarchy \"aluMux1:inst11\"" {  } { { "RBCPU_16bit.bdf" "inst11" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 456 832 944 736 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluMux1_output aluMux1.vhd(16) " "VHDL Process Statement warning at aluMux1.vhd(16): inferring latch(es) for signal or variable \"aluMux1_output\", which holds its previous value in one or more paths through the process" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[0\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[0\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[1\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[1\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[2\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[2\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[3\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[3\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[4\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[4\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[5\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[5\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[6\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[6\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[7\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[7\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[8\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[8\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[9\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[9\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[10\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[10\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluMux1_output\[11\] aluMux1.vhd(16) " "Inferred latch for \"aluMux1_output\[11\]\" at aluMux1.vhd(16)" {  } { { "aluMux1.vhd" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/aluMux1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858912949 "|RBCPU_16bit|aluMux1:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:inst6 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:inst6\"" {  } { { "RBCPU_16bit.bdf" "inst6" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/RBCPU_16bit.bdf" { { 1560 544 720 1688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_dc pwm_generator:inst6\|comparator_dc:inst1 " "Elaborating entity \"comparator_dc\" for hierarchy \"pwm_generator:inst6\|comparator_dc:inst1\"" {  } { { "pwm_generator.bdf" "inst1" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator.bdf" { { 512 288 472 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_counter pwm_generator:inst6\|pwm_counter:inst5 " "Elaborating entity \"pwm_counter\" for hierarchy \"pwm_generator:inst6\|pwm_counter:inst5\"" {  } { { "pwm_generator.bdf" "inst5" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator.bdf" { { 320 728 928 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_controller pwm_generator:inst6\|pwm_controller:inst " "Elaborating entity \"pwm_controller\" for hierarchy \"pwm_generator:inst6\|pwm_controller:inst\"" {  } { { "pwm_generator.bdf" "inst" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator.bdf" { { 256 1216 1392 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_per pwm_generator:inst6\|comparator_per:inst3 " "Elaborating entity \"comparator_per\" for hierarchy \"pwm_generator:inst6\|comparator_per:inst3\"" {  } { { "pwm_generator.bdf" "inst3" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator.bdf" { { 520 560 728 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dc_per pwm_generator:inst6\|reg_dc_per:inst4 " "Elaborating entity \"reg_dc_per\" for hierarchy \"pwm_generator:inst6\|reg_dc_per:inst4\"" {  } { { "pwm_generator.bdf" "inst4" { Schematic "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/pwm_generator.bdf" { { 32 560 672 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858912965 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:inst13\|ram_words " "RAM logic \"ram:inst13\|ram_words\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "ram_words" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/ram.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642858913709 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642858913709 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "10 128 0 1 1 " "10 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "118 127 " "Addresses ranging from 118 to 127 are not initialized" {  } { { "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/db/RBCPU_16bit.ram0_ram_1d0cf.hdl.mif" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/db/RBCPU_16bit.ram0_ram_1d0cf.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1642858913917 ""}  } { { "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/db/RBCPU_16bit.ram0_ram_1d0cf.hdl.mif" "" { Text "C:/Uni/Year4/EBAES/assignments/RBCPU_16bit/db/RBCPU_16bit.ram0_ram_1d0cf.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1642858913917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642858916411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642858917926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642858918502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642858918502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2430 " "Implemented 2430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642858918944 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642858918944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2347 " "Implemented 2347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642858918944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642858918944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642858918984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 22 14:41:58 2022 " "Processing ended: Sat Jan 22 14:41:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642858918984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642858918984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642858918984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642858918984 ""}
