tagv_ram.v,verilog,xil_defaultlib,../../../../../../rtl/myCPU/IP/tagv_ram/sim/tagv_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
