<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMemoryLegalizer.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMemoryLegalizer.cpp.html'>SIMemoryLegalizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIMemoryLegalizer.cpp ----------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Memory legalizer - implements memory model. More information can be</i></td></tr>
<tr><th id="11">11</th><td><i>/// found here:</i></td></tr>
<tr><th id="12">12</th><td><i>///   <a href="http://llvm.org/docs/AMDGPUUsage.html#memory-model">http://llvm.org/docs/AMDGPUUsage.html#memory-model</a></i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUMachineModuleInfo.h.html">"AMDGPUMachineModuleInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/BitmaskEnum.h.html">"llvm/ADT/BitmaskEnum.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/None.h.html">"llvm/ADT/None.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/AtomicOrdering.h.html">"llvm/Support/AtomicOrdering.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/list.html">&lt;list&gt;</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::AMDGPU</span>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-memory-legalizer"</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PASS_NAME" data-ref="_M/PASS_NAME">PASS_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"SI Memory Legalizer"</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>namespace</b> {</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/BitmaskEnum.h.html#55" title="using ::llvm::BitmaskEnumDetail::operator~; using ::llvm::BitmaskEnumDetail::operator|; using ::llvm::BitmaskEnumDetail::operator&amp;; using ::llvm::BitmaskEnumDetail::operator^; using ::llvm::BitmaskEnumDetail::operator|=; using ::llvm::BitmaskEnumDetail::operator&amp;=; using ::llvm::BitmaskEnumDetail::operator^=" data-ref="_M/LLVM_ENABLE_BITMASK_ENUMS_IN_NAMESPACE">LLVM_ENABLE_BITMASK_ENUMS_IN_NAMESPACE</a>();</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="(anonymousnamespace)::SIMemOp">/// Memory operation flags. Can be ORed together.</i></td></tr>
<tr><th id="55">55</th><td><b>enum</b> <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</dfn> {</td></tr>
<tr><th id="56">56</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIMemOp::NONE" title='(anonymous namespace)::SIMemOp::NONE' data-type='0' data-ref="(anonymousnamespace)::SIMemOp::NONE">NONE</dfn> = <var>0u</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-type='1' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</dfn> = <var>1u</var> &lt;&lt; <var>0</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-type='2' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</dfn> = <var>1u</var> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="59">59</th><td>  <a class="macro" href="../../../include/llvm/ADT/BitmaskEnum.h.html#41" title="LLVM_BITMASK_LARGEST_ENUMERATOR = STORE" data-ref="_M/LLVM_MARK_AS_BITMASK_ENUM">LLVM_MARK_AS_BITMASK_ENUM</a>(<i>/* LargestFlag = */</i> <a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>)</td></tr>
<tr><th id="60">60</th><td>};</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc" data-doc="(anonymousnamespace)::Position">/// Position to insert a new instruction relative to an existing</i></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="(anonymousnamespace)::Position">/// instruction.</i></td></tr>
<tr><th id="64">64</th><td><b>enum</b> <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</dfn> {</td></tr>
<tr><th id="65">65</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::Position::BEFORE" title='(anonymous namespace)::Position::BEFORE' data-type='0' data-ref="(anonymousnamespace)::Position::BEFORE">BEFORE</dfn>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-type='1' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</dfn></td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i class="doc" data-doc="(anonymousnamespace)::SIAtomicScope">/// The atomic synchronization scopes supported by the AMDGPU target.</i></td></tr>
<tr><th id="70">70</th><td><b>enum</b> <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</dfn> {</td></tr>
<tr><th id="71">71</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicScope::NONE" title='(anonymous namespace)::SIAtomicScope::NONE' data-type='0' data-ref="(anonymousnamespace)::SIAtomicScope::NONE">NONE</dfn>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-type='1' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</dfn>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-type='2' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</dfn>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-type='3' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</dfn>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-type='4' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</dfn>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-type='5' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</dfn></td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i class="doc" data-doc="(anonymousnamespace)::SIAtomicAddrSpace">/// The distinct address spaces supported by the AMDGPU target for</i></td></tr>
<tr><th id="80">80</th><td><i class="doc" data-doc="(anonymousnamespace)::SIAtomicAddrSpace">/// atomic memory operation. Can be ORed toether.</i></td></tr>
<tr><th id="81">81</th><td><b>enum</b> <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</dfn> {</td></tr>
<tr><th id="82">82</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-type='0' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</dfn> = <var>0u</var>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-type='1' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</dfn> = <var>1u</var> &lt;&lt; <var>0</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-type='2' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</dfn> = <var>1u</var> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH" title='(anonymous namespace)::SIAtomicAddrSpace::SCRATCH' data-type='4' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH">SCRATCH</dfn> = <var>1u</var> &lt;&lt; <var>2</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::GDS" title='(anonymous namespace)::SIAtomicAddrSpace::GDS' data-type='8' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GDS">GDS</dfn> = <var>1u</var> &lt;&lt; <var>3</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::OTHER" title='(anonymous namespace)::SIAtomicAddrSpace::OTHER' data-type='16' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::OTHER">OTHER</dfn> = <var>1u</var> &lt;&lt; <var>4</var>,</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SIAtomicAddrSpace::FLAT">/// The address spaces that can be accessed by a FLAT instruction.</i></td></tr>
<tr><th id="90">90</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::FLAT" title='(anonymous namespace)::SIAtomicAddrSpace::FLAT' data-type='7' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::FLAT">FLAT</dfn> = <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH" title='(anonymous namespace)::SIAtomicAddrSpace::SCRATCH' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH">SCRATCH</a>,</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">/// The address spaces that support atomic instructions.</i></td></tr>
<tr><th id="93">93</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-type='15' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</dfn> = <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH" title='(anonymous namespace)::SIAtomicAddrSpace::SCRATCH' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH">SCRATCH</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GDS" title='(anonymous namespace)::SIAtomicAddrSpace::GDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GDS">GDS</a>,</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SIAtomicAddrSpace::ALL">/// All address spaces.</i></td></tr>
<tr><th id="96">96</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SIAtomicAddrSpace::ALL" title='(anonymous namespace)::SIAtomicAddrSpace::ALL' data-type='31' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ALL">ALL</dfn> = <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH" title='(anonymous namespace)::SIAtomicAddrSpace::SCRATCH' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH">SCRATCH</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GDS" title='(anonymous namespace)::SIAtomicAddrSpace::GDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GDS">GDS</a> | <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::OTHER" title='(anonymous namespace)::SIAtomicAddrSpace::OTHER' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::OTHER">OTHER</a>,</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <a class="macro" href="../../../include/llvm/ADT/BitmaskEnum.h.html#41" title="LLVM_BITMASK_LARGEST_ENUMERATOR = ALL" data-ref="_M/LLVM_MARK_AS_BITMASK_ENUM">LLVM_MARK_AS_BITMASK_ENUM</a>(<i>/* LargestFlag = */</i> <a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ALL" title='(anonymous namespace)::SIAtomicAddrSpace::ALL' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ALL">ALL</a>)</td></tr>
<tr><th id="99">99</th><td>};</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// Sets named bit<span class="command"> \p</span> <span class="arg">BitName</span> to "true" if present in instruction<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="102">102</th><td><i class="doc">/// <span class="command">\returns</span> Returns true if<span class="command"> \p</span> <span class="arg">MI</span> is modified, false otherwise.</i></td></tr>
<tr><th id="103">103</th><td><b>template</b> &lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> BitName&gt;</td></tr>
<tr><th id="104">104</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114enableNamedBitERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEE" title='(anonymous namespace)::enableNamedBit' data-type='bool (anonymous namespace)::enableNamedBit(const MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_114enableNamedBitERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEE">enableNamedBit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="1MI">MI</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <em>int</em> <dfn class="local col2 decl" id="2BitIdx" title='BitIdx' data-type='int' data-ref="2BitIdx">BitIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="tu ref" href="#BitName" title='BitName' data-use='r' data-ref="BitName">BitName</a>);</td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (<a class="local col2 ref" href="#2BitIdx" title='BitIdx' data-ref="2BitIdx">BitIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3Bit" title='Bit' data-type='llvm::MachineOperand &amp;' data-ref="3Bit">Bit</dfn> = <a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#2BitIdx" title='BitIdx' data-ref="2BitIdx">BitIdx</a>);</td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col3 ref" href="#3Bit" title='Bit' data-ref="3Bit">Bit</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <a class="local col3 ref" href="#3Bit" title='Bit' data-ref="3Bit">Bit</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>1</var>);</td></tr>
<tr><th id="114">114</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</dfn> final {</td></tr>
<tr><th id="118">118</th><td><b>private</b>:</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>friend</b> <b>class</b> <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::Ordering" title='(anonymous namespace)::SIMemOpInfo::Ordering' data-type='llvm::AtomicOrdering' data-ref="(anonymousnamespace)::SIMemOpInfo::Ordering">Ordering</dfn> = <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>;</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::FailureOrdering" title='(anonymous namespace)::SIMemOpInfo::FailureOrdering' data-type='llvm::AtomicOrdering' data-ref="(anonymousnamespace)::SIMemOpInfo::FailureOrdering">FailureOrdering</dfn> = <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>;</td></tr>
<tr><th id="124">124</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::Scope" title='(anonymous namespace)::SIMemOpInfo::Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIMemOpInfo::Scope">Scope</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>;</td></tr>
<tr><th id="125">125</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::OrderingAddrSpace" title='(anonymous namespace)::SIMemOpInfo::OrderingAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIMemOpInfo::OrderingAddrSpace">OrderingAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>;</td></tr>
<tr><th id="126">126</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::InstrAddrSpace" title='(anonymous namespace)::SIMemOpInfo::InstrAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIMemOpInfo::InstrAddrSpace">InstrAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>;</td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering" title='(anonymous namespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering' data-type='bool' data-ref="(anonymousnamespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</dfn> = <b>false</b>;</td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SIMemOpInfo::IsNonTemporal" title='(anonymous namespace)::SIMemOpInfo::IsNonTemporal' data-type='bool' data-ref="(anonymousnamespace)::SIMemOpInfo::IsNonTemporal">IsNonTemporal</dfn> = <b>false</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b" title='(anonymous namespace)::SIMemOpInfo::SIMemOpInfo' data-type='void (anonymous namespace)::SIMemOpInfo::SIMemOpInfo(llvm::AtomicOrdering Ordering = AtomicOrdering::SequentiallyConsistent, (anonymous namespace)::SIAtomicScope Scope = SIAtomicScope::SYSTEM, (anonymous namespace)::SIAtomicAddrSpace OrderingAddrSpace = SIAtomicAddrSpace::ATOMIC, (anonymous namespace)::SIAtomicAddrSpace InstrAddrSpace = SIAtomicAddrSpace::ALL, bool IsCrossAddressSpaceOrdering = true, llvm::AtomicOrdering FailureOrdering = AtomicOrdering::SequentiallyConsistent, bool IsNonTemporal = false)' data-ref="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b">SIMemOpInfo</dfn>(<a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col4 decl" id="4Ordering" title='Ordering' data-type='llvm::AtomicOrdering' data-ref="4Ordering">Ordering</dfn> = <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>,</td></tr>
<tr><th id="131">131</th><td>              <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col5 decl" id="5Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="5Scope">Scope</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>,</td></tr>
<tr><th id="132">132</th><td>              <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col6 decl" id="6OrderingAddrSpace" title='OrderingAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="6OrderingAddrSpace">OrderingAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="133">133</th><td>              <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col7 decl" id="7InstrAddrSpace" title='InstrAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="7InstrAddrSpace">InstrAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ALL" title='(anonymous namespace)::SIAtomicAddrSpace::ALL' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ALL">ALL</a>,</td></tr>
<tr><th id="134">134</th><td>              <em>bool</em> <dfn class="local col8 decl" id="8IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-type='bool' data-ref="8IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</dfn> = <b>true</b>,</td></tr>
<tr><th id="135">135</th><td>              <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col9 decl" id="9FailureOrdering" title='FailureOrdering' data-type='llvm::AtomicOrdering' data-ref="9FailureOrdering">FailureOrdering</dfn> =</td></tr>
<tr><th id="136">136</th><td>                <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>,</td></tr>
<tr><th id="137">137</th><td>              <em>bool</em> <dfn class="local col0 decl" id="10IsNonTemporal" title='IsNonTemporal' data-type='bool' data-ref="10IsNonTemporal">IsNonTemporal</dfn> = <b>false</b>)</td></tr>
<tr><th id="138">138</th><td>    : <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::Ordering" title='(anonymous namespace)::SIMemOpInfo::Ordering' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::Ordering">Ordering</a>(<a class="local col4 ref" href="#4Ordering" title='Ordering' data-ref="4Ordering">Ordering</a>), <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::FailureOrdering" title='(anonymous namespace)::SIMemOpInfo::FailureOrdering' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::FailureOrdering">FailureOrdering</a>(<a class="local col9 ref" href="#9FailureOrdering" title='FailureOrdering' data-ref="9FailureOrdering">FailureOrdering</a>),</td></tr>
<tr><th id="139">139</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::Scope" title='(anonymous namespace)::SIMemOpInfo::Scope' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::Scope">Scope</a>(<a class="local col5 ref" href="#5Scope" title='Scope' data-ref="5Scope">Scope</a>), <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::OrderingAddrSpace" title='(anonymous namespace)::SIMemOpInfo::OrderingAddrSpace' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::OrderingAddrSpace">OrderingAddrSpace</a>(<a class="local col6 ref" href="#6OrderingAddrSpace" title='OrderingAddrSpace' data-ref="6OrderingAddrSpace">OrderingAddrSpace</a>),</td></tr>
<tr><th id="140">140</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::InstrAddrSpace" title='(anonymous namespace)::SIMemOpInfo::InstrAddrSpace' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::InstrAddrSpace">InstrAddrSpace</a>(<a class="local col7 ref" href="#7InstrAddrSpace" title='InstrAddrSpace' data-ref="7InstrAddrSpace">InstrAddrSpace</a>),</td></tr>
<tr><th id="141">141</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering" title='(anonymous namespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a>(<a class="local col8 ref" href="#8IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-ref="8IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a>),</td></tr>
<tr><th id="142">142</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::IsNonTemporal" title='(anonymous namespace)::SIMemOpInfo::IsNonTemporal' data-use='w' data-ref="(anonymousnamespace)::SIMemOpInfo::IsNonTemporal">IsNonTemporal</a>(<a class="local col0 ref" href="#10IsNonTemporal" title='IsNonTemporal' data-ref="10IsNonTemporal">IsNonTemporal</a>) {</td></tr>
<tr><th id="143">143</th><td>    <i>// There is also no cross address space ordering if the ordering</i></td></tr>
<tr><th id="144">144</th><td><i>    // address space is the same as the instruction address space and</i></td></tr>
<tr><th id="145">145</th><td><i>    // only contains a single address space.</i></td></tr>
<tr><th id="146">146</th><td>    <b>if</b> ((<a class="local col6 ref" href="#6OrderingAddrSpace" title='OrderingAddrSpace' data-ref="6OrderingAddrSpace">OrderingAddrSpace</a> == <a class="local col7 ref" href="#7InstrAddrSpace" title='InstrAddrSpace' data-ref="7InstrAddrSpace">InstrAddrSpace</a>) &amp;&amp;</td></tr>
<tr><th id="147">147</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>(<a class="local col7 ref" href="#7InstrAddrSpace" title='InstrAddrSpace' data-ref="7InstrAddrSpace">InstrAddrSpace</a>)))</td></tr>
<tr><th id="148">148</th><td>      <a class="local col8 ref" href="#8IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-ref="8IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a> = <b>false</b>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><b>public</b>:</td></tr>
<tr><th id="152">152</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">/// <span class="command">\returns</span> Atomic synchronization scope of the machine instruction used to</i></td></tr>
<tr><th id="153">153</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">  /// create this SIMemOpInfo.</i></td></tr>
<tr><th id="154">154</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-type='(anonymous namespace)::SIAtomicScope (anonymous namespace)::SIMemOpInfo::getScope() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</dfn>() <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::Scope" title='(anonymous namespace)::SIMemOpInfo::Scope' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::Scope">Scope</a>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">/// <span class="command">\returns</span> Ordering constraint of the machine instruction used to</i></td></tr>
<tr><th id="159">159</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">  /// create this SIMemOpInfo.</i></td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-type='llvm::AtomicOrdering (anonymous namespace)::SIMemOpInfo::getOrdering() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</dfn>() <em>const</em> {</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::Ordering" title='(anonymous namespace)::SIMemOpInfo::Ordering' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::Ordering">Ordering</a>;</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv">/// <span class="command">\returns</span> Failure ordering constraint of the machine instruction used to</i></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv">  /// create this SIMemOpInfo.</i></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getFailureOrdering' data-type='llvm::AtomicOrdering (anonymous namespace)::SIMemOpInfo::getFailureOrdering() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv">getFailureOrdering</dfn>() <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::FailureOrdering" title='(anonymous namespace)::SIMemOpInfo::FailureOrdering' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::FailureOrdering">FailureOrdering</a>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo17getInstrAddrSpaceEv">/// <span class="command">\returns</span> The address spaces be accessed by the machine</i></td></tr>
<tr><th id="171">171</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo17getInstrAddrSpaceEv">  /// instruction used to create this SiMemOpInfo.</i></td></tr>
<tr><th id="172">172</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo17getInstrAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getInstrAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace (anonymous namespace)::SIMemOpInfo::getInstrAddrSpace() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo17getInstrAddrSpaceEv">getInstrAddrSpace</dfn>() <em>const</em> {</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::InstrAddrSpace" title='(anonymous namespace)::SIMemOpInfo::InstrAddrSpace' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::InstrAddrSpace">InstrAddrSpace</a>;</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">/// <span class="command">\returns</span> The address spaces that must be ordered by the machine</i></td></tr>
<tr><th id="177">177</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">  /// instruction used to create this SiMemOpInfo.</i></td></tr>
<tr><th id="178">178</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace (anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</dfn>() <em>const</em> {</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::OrderingAddrSpace" title='(anonymous namespace)::SIMemOpInfo::OrderingAddrSpace' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::OrderingAddrSpace">OrderingAddrSpace</a>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">/// <span class="command">\returns</span> Return true iff memory ordering of operations on</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">  /// different address spaces is required.</i></td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-type='bool (anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</dfn>() <em>const</em> {</td></tr>
<tr><th id="185">185</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering" title='(anonymous namespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a>;</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv">/// <span class="command">\returns</span> True if memory access of the machine instruction used to</i></td></tr>
<tr><th id="189">189</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv">  /// create this SIMemOpInfo is non-temporal, false otherwise.</i></td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv" title='(anonymous namespace)::SIMemOpInfo::isNonTemporal' data-type='bool (anonymous namespace)::SIMemOpInfo::isNonTemporal() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv">isNonTemporal</dfn>() <em>const</em> {</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::IsNonTemporal" title='(anonymous namespace)::SIMemOpInfo::IsNonTemporal' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::IsNonTemporal">IsNonTemporal</a>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">/// <span class="command">\returns</span> True if ordering constraint of the machine instruction used to</i></td></tr>
<tr><th id="195">195</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">  /// create this SIMemOpInfo is unordered or higher, false otherwise.</i></td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv" title='(anonymous namespace)::SIMemOpInfo::isAtomic' data-type='bool (anonymous namespace)::SIMemOpInfo::isAtomic() const' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">isAtomic</dfn>() <em>const</em> {</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMemOpInfo::Ordering" title='(anonymous namespace)::SIMemOpInfo::Ordering' data-use='r' data-ref="(anonymousnamespace)::SIMemOpInfo::Ordering">Ordering</a> != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>;</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>};</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</dfn> final {</td></tr>
<tr><th id="203">203</th><td><b>private</b>:</td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="AMDGPUMachineModuleInfo.h.html#llvm::AMDGPUMachineModuleInfo" title='llvm::AMDGPUMachineModuleInfo' data-ref="llvm::AMDGPUMachineModuleInfo">AMDGPUMachineModuleInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-type='llvm::AMDGPUMachineModuleInfo *' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">/// Reports unsupported message<span class="command"> \p</span> <span class="arg">Msg</span> for<span class="command"> \p</span> <span class="arg">MI</span> to LLVM context.</i></td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-type='void (anonymous namespace)::SIMemOpAccess::reportUnsupported(const MachineBasicBlock::iterator &amp; MI, const char * Msg) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="11MI">MI</dfn>,</td></tr>
<tr><th id="208">208</th><td>                         <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="12Msg" title='Msg' data-type='const char *' data-ref="12Msg">Msg</dfn>) <em>const</em>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">/// Inspects the target synchonization scope<span class="command"> \p</span> <span class="arg">SSID</span> and determines</i></td></tr>
<tr><th id="211">211</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">  /// the SI atomic scope it corresponds to, the address spaces it</i></td></tr>
<tr><th id="212">212</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">  /// covers, and whether the memory ordering applies between address</i></td></tr>
<tr><th id="213">213</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">  /// spaces.</i></td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/type_traits.html#std::tuple" title='std::tuple' data-ref="std::tuple">tuple</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>, <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>, <em>bool</em>&gt;&gt;</td></tr>
<tr><th id="215">215</th><td>  <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicScope' data-type='Optional&lt;std::tuple&lt;SIAtomicScope, SIAtomicAddrSpace, bool&gt; &gt; (anonymous namespace)::SIMemOpAccess::toSIAtomicScope(SyncScope::ID SSID, (anonymous namespace)::SIAtomicAddrSpace InstrScope) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">toSIAtomicScope</a>(<span class="namespace">SyncScope::</span><a class="typedef" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::ID" title='llvm::SyncScope::ID' data-type='uint8_t' data-ref="llvm::SyncScope::ID">ID</a> <dfn class="local col3 decl" id="13SSID" title='SSID' data-type='SyncScope::ID' data-ref="13SSID">SSID</dfn>, <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col4 decl" id="14InstrScope" title='InstrScope' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="14InstrScope">InstrScope</dfn>) <em>const</em>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj">/// <span class="command">\return</span> Return a bit set of the address spaces accessed by<span class="command"> \p</span> <span class="arg">AS.</span></i></td></tr>
<tr><th id="218">218</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace (anonymous namespace)::SIMemOpAccess::toSIAtomicAddrSpace(unsigned int AS) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj">toSIAtomicAddrSpace</a>(<em>unsigned</em> <dfn class="local col5 decl" id="15AS" title='AS' data-type='unsigned int' data-ref="15AS">AS</dfn>) <em>const</em>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// <span class="command">\returns</span> Info constructed from<span class="command"> \p</span> <span class="arg">MI,</span> which has at least machine memory</i></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// operand.</i></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">constructFromMIWithMMO</a>(</td></tr>
<tr><th id="223">223</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="16MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><b>public</b>:</td></tr>
<tr><th id="226">226</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE">/// Construct class to support accessing the machine memory operands</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE">  /// of instructions in the machine function<span class="command"> \p</span> <span class="arg">MF.</span></i></td></tr>
<tr><th id="228">228</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIMemOpAccess::SIMemOpAccess' data-type='void (anonymous namespace)::SIMemOpAccess::SIMemOpAccess(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE">SIMemOpAccess</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// <span class="command">\returns</span> Load info if<span class="command"> \p</span> <span class="arg">MI</span> is a load operation, "None" otherwise.</i></td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getLoadInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getLoadInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getLoadInfo</a>(</td></tr>
<tr><th id="232">232</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="18MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// <span class="command">\returns</span> Store info if<span class="command"> \p</span> <span class="arg">MI</span> is a store operation, "None" otherwise.</i></td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getStoreInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getStoreInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getStoreInfo</a>(</td></tr>
<tr><th id="236">236</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="19MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// <span class="command">\returns</span> Atomic fence info if<span class="command"> \p</span> <span class="arg">MI</span> is an atomic fence operation,</i></td></tr>
<tr><th id="239">239</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// "None" otherwise.</i></td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getAtomicFenceInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getAtomicFenceInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getAtomicFenceInfo</a>(</td></tr>
<tr><th id="241">241</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="20MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// <span class="command">\returns</span> Atomic cmpxchg/rmw info if<span class="command"> \p</span> <span class="arg">MI</span> is an atomic cmpxchg or</i></td></tr>
<tr><th id="244">244</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// rmw operation, "None" otherwise.</i></td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getAtomicCmpxchgOrRmwInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getAtomicCmpxchgOrRmwInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getAtomicCmpxchgOrRmwInfo</a>(</td></tr>
<tr><th id="246">246</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="21MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="247">247</th><td>};</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</dfn> {</td></tr>
<tr><th id="250">250</th><td><b>protected</b>:</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SICacheControl::TII">/// Instruction info.</i></td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SICacheControl::TII" title='(anonymous namespace)::SICacheControl::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SICacheControl::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="tu decl" id="(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-type='llvm::AMDGPU::IsaVersion' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</dfn>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_114SICacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SICacheControl::SICacheControl' data-type='void (anonymous namespace)::SICacheControl::SICacheControl(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZN12_GLOBAL__N_114SICacheControlC1ERKN4llvm12GCNSubtargetE">SICacheControl</a>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="22ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="22ST">ST</dfn>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><b>public</b>:</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE">/// Create a cache control for the subtarget<span class="command"> \p</span> <span class="arg">ST.</span></i></td></tr>
<tr><th id="262">262</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SICacheControl::create' data-type='static std::unique_ptr&lt;SICacheControl&gt; (anonymous namespace)::SICacheControl::create(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE">create</a>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="23ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="23ST">ST</dfn>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">/// Update<span class="command"> \p</span> <span class="arg">MI</span> memory load instruction to bypass any caches up to</i></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">  /// the<span class="command"> \p</span> <span class="arg">Scope</span> memory scope for address spaces<span class="command"> \p</span></i></td></tr>
<tr><th id="266">266</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">  /// <span class="arg">AddrSpace.</span> Return true iff the instruction was modified.</i></td></tr>
<tr><th id="267">267</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SICacheControl::enableLoadCacheBypass' data-type='bool (anonymous namespace)::SICacheControl::enableLoadCacheBypass(const MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace) const' data-ref="_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">enableLoadCacheBypass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="24MI">MI</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col5 decl" id="25Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="25Scope">Scope</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col6 decl" id="26AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="26AddrSpace">AddrSpace</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Update<span class="command"> \p</span> <span class="arg">MI</span> memory instruction to indicate it is</i></td></tr>
<tr><th id="272">272</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// nontemporal. Return true iff the instruction was modified.</i></td></tr>
<tr><th id="273">273</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SICacheControl::enableNonTemporal' data-type='bool (anonymous namespace)::SICacheControl::enableNonTemporal(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="27MI">MI</dfn>)</td></tr>
<tr><th id="274">274</th><td>    <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">/// Inserts any necessary instructions at position<span class="command"> \p</span> <span class="arg">Pos</span> relative</i></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">  /// to instruction<span class="command"> \p</span> <span class="arg">MI</span> to ensure any caches associated with</i></td></tr>
<tr><th id="278">278</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">  /// address spaces<span class="command"> \p</span> <span class="arg">AddrSpace</span> for memory scopes up to memory scope</i></td></tr>
<tr><th id="279">279</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">  ///<span class="command"> \p</span> <span class="arg">Scope</span> are invalidated. Returns true iff any instructions</i></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">  /// inserted.</i></td></tr>
<tr><th id="281">281</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942" title='(anonymous namespace)::SICacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SICacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">insertCacheInvalidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="28MI">MI</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col9 decl" id="29Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="29Scope">Scope</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col0 decl" id="30AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="30AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col1 decl" id="31Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="31Pos">Pos</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">/// Inserts any necessary instructions at position<span class="command"> \p</span> <span class="arg">Pos</span> relative</i></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">  /// to instruction<span class="command"> \p</span> <span class="arg">MI</span> to ensure memory instructions of kind<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">  /// associated with address spaces<span class="command"> \p</span> <span class="arg">AddrSpace</span> have completed as</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">  /// observed by other memory instructions executing in memory scope</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">  ///<span class="command"> \p</span> <span class="arg">Scope.</span><span class="command"> \p</span> <span class="arg">IsCrossAddrSpaceOrdering</span> indicates if the memory</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">  /// ordering is between address spaces. Returns true iff any</i></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">  /// instructions inserted.</i></td></tr>
<tr><th id="293">293</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-type='bool (anonymous namespace)::SICacheControl::insertWait(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::SIMemOp Op, bool IsCrossAddrSpaceOrdering, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="32MI">MI</dfn>,</td></tr>
<tr><th id="294">294</th><td>                          <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col3 decl" id="33Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="33Scope">Scope</dfn>,</td></tr>
<tr><th id="295">295</th><td>                          <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col4 decl" id="34AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="34AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="296">296</th><td>                          <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a> <dfn class="local col5 decl" id="35Op" title='Op' data-type='(anonymous namespace)::SIMemOp' data-ref="35Op">Op</dfn>,</td></tr>
<tr><th id="297">297</th><td>                          <em>bool</em> <dfn class="local col6 decl" id="36IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-type='bool' data-ref="36IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</dfn>,</td></tr>
<tr><th id="298">298</th><td>                          <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col7 decl" id="37Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="37Pos">Pos</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_114SICacheControlD1Ev">/// Virtual destructor to allow derivations to be deleted.</i></td></tr>
<tr><th id="301">301</th><td>  <b>virtual</b> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SICacheControlD1Ev" title='(anonymous namespace)::SICacheControl::~SICacheControl' data-type='void (anonymous namespace)::SICacheControl::~SICacheControl()' data-ref="_ZN12_GLOBAL__N_114SICacheControlD1Ev">~SICacheControl</dfn>() = <b>default</b>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>};</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a> {</td></tr>
<tr><th id="306">306</th><td><b>protected</b>:</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Sets GLC bit to "true" if present in<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="309">309</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// is modified, false otherwise.</i></td></tr>
<tr><th id="310">310</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableGLCBit' data-type='bool (anonymous namespace)::SIGfx6CacheControl::enableGLCBit(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableGLCBit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="38MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> enableNamedBit&lt;AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::glc&gt;(MI);</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Sets SLC bit to "true" if present in<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="315">315</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// is modified, false otherwise.</i></td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableSLCBit' data-type='bool (anonymous namespace)::SIGfx6CacheControl::enableSLCBit(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableSLCBit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="39MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="317">317</th><td>    <b>return</b> enableNamedBit&lt;AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::slc&gt;(MI);</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><b>public</b>:</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SIGfx6CacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SIGfx6CacheControl::SIGfx6CacheControl' data-type='void (anonymous namespace)::SIGfx6CacheControl::SIGfx6CacheControl(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZN12_GLOBAL__N_118SIGfx6CacheControlC1ERKN4llvm12GCNSubtargetE">SIGfx6CacheControl</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="40ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="40ST">ST</dfn>) : <a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114SICacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SICacheControl::SICacheControl' data-use='c' data-ref="_ZN12_GLOBAL__N_114SICacheControlC1ERKN4llvm12GCNSubtargetE">(</a><a class="local col0 ref" href="#40ST" title='ST' data-ref="40ST">ST</a>) {};</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIGfx6CacheControl::enableLoadCacheBypass' data-type='bool (anonymous namespace)::SIGfx6CacheControl::enableLoadCacheBypass(const MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">enableLoadCacheBypass</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="41MI">MI</dfn>,</td></tr>
<tr><th id="325">325</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col2 decl" id="42Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="42Scope">Scope</dfn>,</td></tr>
<tr><th id="326">326</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col3 decl" id="43AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="43AddrSpace">AddrSpace</dfn>) <em>const</em> override;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableNonTemporal' data-type='bool (anonymous namespace)::SIGfx6CacheControl::enableNonTemporal(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="44MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA12573456" title='(anonymous namespace)::SIGfx6CacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SIGfx6CacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA12573456">insertCacheInvalidate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="45MI">MI</dfn>,</td></tr>
<tr><th id="331">331</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col6 decl" id="46Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="46Scope">Scope</dfn>,</td></tr>
<tr><th id="332">332</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col7 decl" id="47AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="47AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="333">333</th><td>                             <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col8 decl" id="48Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="48Pos">Pos</dfn>) <em>const</em> override;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSp196805" title='(anonymous namespace)::SIGfx6CacheControl::insertWait' data-type='bool (anonymous namespace)::SIGfx6CacheControl::insertWait(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::SIMemOp Op, bool IsCrossAddrSpaceOrdering, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSp196805">insertWait</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="49MI">MI</dfn>,</td></tr>
<tr><th id="336">336</th><td>                  <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col0 decl" id="50Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="50Scope">Scope</dfn>,</td></tr>
<tr><th id="337">337</th><td>                  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col1 decl" id="51AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="51AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="338">338</th><td>                  <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a> <dfn class="local col2 decl" id="52Op" title='Op' data-type='(anonymous namespace)::SIMemOp' data-ref="52Op">Op</dfn>,</td></tr>
<tr><th id="339">339</th><td>                  <em>bool</em> <dfn class="local col3 decl" id="53IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-type='bool' data-ref="53IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</dfn>,</td></tr>
<tr><th id="340">340</th><td>                  <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col4 decl" id="54Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="54Pos">Pos</dfn>) <em>const</em> override;</td></tr>
<tr><th id="341">341</th><td>};</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIGfx7CacheControl" title='(anonymous namespace)::SIGfx7CacheControl' data-ref="(anonymousnamespace)::SIGfx7CacheControl">SIGfx7CacheControl</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a> {</td></tr>
<tr><th id="344">344</th><td><b>public</b>:</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SIGfx7CacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SIGfx7CacheControl::SIGfx7CacheControl' data-type='void (anonymous namespace)::SIGfx7CacheControl::SIGfx7CacheControl(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZN12_GLOBAL__N_118SIGfx7CacheControlC1ERKN4llvm12GCNSubtargetE">SIGfx7CacheControl</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="55ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="55ST">ST</dfn>) : <a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118SIGfx6CacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SIGfx6CacheControl::SIGfx6CacheControl' data-use='c' data-ref="_ZN12_GLOBAL__N_118SIGfx6CacheControlC1ERKN4llvm12GCNSubtargetE">(</a><a class="local col5 ref" href="#55ST" title='ST' data-ref="55ST">ST</a>) {};</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_118SIGfx7CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA5606786" title='(anonymous namespace)::SIGfx7CacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SIGfx7CacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx7CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA5606786">insertCacheInvalidate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="56MI">MI</dfn>,</td></tr>
<tr><th id="349">349</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col7 decl" id="57Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="57Scope">Scope</dfn>,</td></tr>
<tr><th id="350">350</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col8 decl" id="58AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="58AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="351">351</th><td>                             <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col9 decl" id="59Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="59Pos">Pos</dfn>) <em>const</em> override;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>};</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIGfx10CacheControl" title='(anonymous namespace)::SIGfx10CacheControl' data-ref="(anonymousnamespace)::SIGfx10CacheControl">SIGfx10CacheControl</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::SIGfx7CacheControl" title='(anonymous namespace)::SIGfx7CacheControl' data-ref="(anonymousnamespace)::SIGfx7CacheControl">SIGfx7CacheControl</a> {</td></tr>
<tr><th id="356">356</th><td><b>protected</b>:</td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SIGfx10CacheControl::CuMode" title='(anonymous namespace)::SIGfx10CacheControl::CuMode' data-type='bool' data-ref="(anonymousnamespace)::SIGfx10CacheControl::CuMode">CuMode</dfn> = <b>false</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_119SIGfx10CacheControl12enableDLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Sets DLC bit to "true" if present in<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="360">360</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119SIGfx10CacheControl12enableDLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// is modified, false otherwise.</i></td></tr>
<tr><th id="361">361</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119SIGfx10CacheControl12enableDLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx10CacheControl::enableDLCBit' data-type='bool (anonymous namespace)::SIGfx10CacheControl::enableDLCBit(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl12enableDLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableDLCBit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="60MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> enableNamedBit&lt;AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dlc&gt;(MI);</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><b>public</b>:</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119SIGfx10CacheControlC1ERKN4llvm12GCNSubtargetEb" title='(anonymous namespace)::SIGfx10CacheControl::SIGfx10CacheControl' data-type='void (anonymous namespace)::SIGfx10CacheControl::SIGfx10CacheControl(const llvm::GCNSubtarget &amp; ST, bool CuMode)' data-ref="_ZN12_GLOBAL__N_119SIGfx10CacheControlC1ERKN4llvm12GCNSubtargetEb">SIGfx10CacheControl</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="61ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="61ST">ST</dfn>, <em>bool</em> <dfn class="local col2 decl" id="62CuMode" title='CuMode' data-type='bool' data-ref="62CuMode">CuMode</dfn>) :</td></tr>
<tr><th id="368">368</th><td>    <a class="tu type" href="#(anonymousnamespace)::SIGfx7CacheControl" title='(anonymous namespace)::SIGfx7CacheControl' data-ref="(anonymousnamespace)::SIGfx7CacheControl">SIGfx7CacheControl</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118SIGfx7CacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SIGfx7CacheControl::SIGfx7CacheControl' data-use='c' data-ref="_ZN12_GLOBAL__N_118SIGfx7CacheControlC1ERKN4llvm12GCNSubtargetE">(</a><a class="local col1 ref" href="#61ST" title='ST' data-ref="61ST">ST</a>), <a class="tu member" href="#(anonymousnamespace)::SIGfx10CacheControl::CuMode" title='(anonymous namespace)::SIGfx10CacheControl::CuMode' data-use='w' data-ref="(anonymousnamespace)::SIGfx10CacheControl::CuMode">CuMode</a>(<a class="local col2 ref" href="#62CuMode" title='CuMode' data-ref="62CuMode">CuMode</a>) {};</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_119SIGfx10CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIGfx10CacheControl::enableLoadCacheBypass' data-type='bool (anonymous namespace)::SIGfx10CacheControl::enableLoadCacheBypass(const MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">enableLoadCacheBypass</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="63MI">MI</dfn>,</td></tr>
<tr><th id="371">371</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col4 decl" id="64Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="64Scope">Scope</dfn>,</td></tr>
<tr><th id="372">372</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col5 decl" id="65AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="65AddrSpace">AddrSpace</dfn>) <em>const</em> override;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_119SIGfx10CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx10CacheControl::enableNonTemporal' data-type='bool (anonymous namespace)::SIGfx10CacheControl::enableNonTemporal(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="66MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_119SIGfx10CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SI7952980" title='(anonymous namespace)::SIGfx10CacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SIGfx10CacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SI7952980">insertCacheInvalidate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="67MI">MI</dfn>,</td></tr>
<tr><th id="377">377</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col8 decl" id="68Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="68Scope">Scope</dfn>,</td></tr>
<tr><th id="378">378</th><td>                             <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col9 decl" id="69AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="69AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="379">379</th><td>                             <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col0 decl" id="70Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="70Pos">Pos</dfn>) <em>const</em> override;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_119SIGfx10CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrS15224529" title='(anonymous namespace)::SIGfx10CacheControl::insertWait' data-type='bool (anonymous namespace)::SIGfx10CacheControl::insertWait(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::SIMemOp Op, bool IsCrossAddrSpaceOrdering, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrS15224529">insertWait</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="71MI">MI</dfn>,</td></tr>
<tr><th id="382">382</th><td>                  <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col2 decl" id="72Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="72Scope">Scope</dfn>,</td></tr>
<tr><th id="383">383</th><td>                  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col3 decl" id="73AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="73AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="384">384</th><td>                  <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a> <dfn class="local col4 decl" id="74Op" title='Op' data-type='(anonymous namespace)::SIMemOp' data-ref="74Op">Op</dfn>,</td></tr>
<tr><th id="385">385</th><td>                  <em>bool</em> <dfn class="local col5 decl" id="75IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-type='bool' data-ref="75IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</dfn>,</td></tr>
<tr><th id="386">386</th><td>                  <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col6 decl" id="76Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="76Pos">Pos</dfn>) <em>const</em> override;</td></tr>
<tr><th id="387">387</th><td>};</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="390">390</th><td><b>private</b>:</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SIMemoryLegalizer::CC">/// Cache Control.</i></td></tr>
<tr><th id="393">393</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-type='std::unique_ptr&lt;SICacheControl&gt;' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</dfn> = <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EDn"></a><b>nullptr</b>;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs">/// List of atomic pseudo instructions.</i></td></tr>
<tr><th id="396">396</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs" title='(anonymous namespace)::SIMemoryLegalizer::AtomicPseudoMIs' data-type='std::list&lt;MachineBasicBlock::iterator&gt;' data-ref="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs">AtomicPseudoMIs</dfn>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11isAtomicRetERKN4llvm12MachineInstrE">/// Return true iff instruction<span class="command"> \p</span> <span class="arg">MI</span> is a atomic instruction that</i></td></tr>
<tr><th id="399">399</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11isAtomicRetERKN4llvm12MachineInstrE">  /// returns a result.</i></td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11isAtomicRetERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIMemoryLegalizer::isAtomicRet' data-type='bool (anonymous namespace)::SIMemoryLegalizer::isAtomicRet(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11isAtomicRetERKN4llvm12MachineInstrE">isAtomicRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>;</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv">/// Removes all processed atomic pseudo instructions from the current</i></td></tr>
<tr><th id="405">405</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv">  /// function. Returns true if current function is modified, false otherwise.</i></td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv" title='(anonymous namespace)::SIMemoryLegalizer::removeAtomicPseudoMIs' data-type='bool (anonymous namespace)::SIMemoryLegalizer::removeAtomicPseudoMIs()' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv">removeAtomicPseudoMIs</a>();</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">/// Expands load operation<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if instructions are</i></td></tr>
<tr><th id="409">409</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">  /// added/deleted or<span class="command"> \p</span> <span class="arg">MI</span> is modified, false otherwise.</i></td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandLoad' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandLoad(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandLoad</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col8 decl" id="78MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="78MOI">MOI</dfn>,</td></tr>
<tr><th id="411">411</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="79MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="79MI">MI</dfn>);</td></tr>
<tr><th id="412">412</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">/// Expands store operation<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if instructions are</i></td></tr>
<tr><th id="413">413</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">  /// added/deleted or<span class="command"> \p</span> <span class="arg">MI</span> is modified, false otherwise.</i></td></tr>
<tr><th id="414">414</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandStore' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandStore(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandStore</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col0 decl" id="80MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="80MOI">MOI</dfn>,</td></tr>
<tr><th id="415">415</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="81MI">MI</dfn>);</td></tr>
<tr><th id="416">416</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">/// Expands atomic fence operation<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if</i></td></tr>
<tr><th id="417">417</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">  /// instructions are added/deleted or<span class="command"> \p</span> <span class="arg">MI</span> is modified, false otherwise.</i></td></tr>
<tr><th id="418">418</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandAtomicFence' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandAtomicFence(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandAtomicFence</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col2 decl" id="82MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="82MOI">MOI</dfn>,</td></tr>
<tr><th id="419">419</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="83MI">MI</dfn>);</td></tr>
<tr><th id="420">420</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">/// Expands atomic cmpxchg or rmw operation<span class="command"> \p</span> <span class="arg">MI.</span> Returns true if</i></td></tr>
<tr><th id="421">421</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">  /// instructions are added/deleted or<span class="command"> \p</span> <span class="arg">MI</span> is modified, false otherwise.</i></td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandAtomicCmpxchgOrRmw' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandAtomicCmpxchgOrRmw(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandAtomicCmpxchgOrRmw</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col4 decl" id="84MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="84MOI">MOI</dfn>,</td></tr>
<tr><th id="423">423</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="85MI">MI</dfn>);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><b>public</b>:</td></tr>
<tr><th id="426">426</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIMemoryLegalizer::ID" title='(anonymous namespace)::SIMemoryLegalizer::ID' data-type='char' data-ref="(anonymousnamespace)::SIMemoryLegalizer::ID">ID</dfn>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizerC1Ev" title='(anonymous namespace)::SIMemoryLegalizer::SIMemoryLegalizer' data-type='void (anonymous namespace)::SIMemoryLegalizer::SIMemoryLegalizer()' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizerC1Ev">SIMemoryLegalizer</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::ID" title='(anonymous namespace)::SIMemoryLegalizer::ID' data-use='a' data-ref="(anonymousnamespace)::SIMemoryLegalizer::ID">ID</a>) {}</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117SIMemoryLegalizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIMemoryLegalizer::getAnalysisUsage' data-type='void (anonymous namespace)::SIMemoryLegalizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117SIMemoryLegalizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="86AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="86AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="431">431</th><td>    <a class="local col6 ref" href="#86AU" title='AU' data-ref="86AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="432">432</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col6 ref" href="#86AU" title='AU' data-ref="86AU">AU</a></span>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11getPassNameEv" title='(anonymous namespace)::SIMemoryLegalizer::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIMemoryLegalizer::getPassName() const' data-ref="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <a class="macro" href="#48" title="&quot;SI Memory Legalizer&quot;" data-ref="_M/PASS_NAME">PASS_NAME</a>;</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIMemoryLegalizer::runOnMachineFunction' data-type='bool (anonymous namespace)::SIMemoryLegalizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF">MF</dfn>) override;</td></tr>
<tr><th id="440">440</th><td>};</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>} <i>// end namespace anonymous</i></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-type='void (anonymous namespace)::SIMemOpAccess::reportUnsupported(const MachineBasicBlock::iterator &amp; MI, const char * Msg) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="88MI">MI</dfn>,</td></tr>
<tr><th id="445">445</th><td>                                      <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="89Msg" title='Msg' data-type='const char *' data-ref="89Msg">Msg</dfn>) <em>const</em> {</td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="90Func" title='Func' data-type='const llvm::Function &amp;' data-ref="90Func">Func</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col1 decl" id="91Diag" title='Diag' data-type='llvm::DiagnosticInfoUnsupported' data-ref="91Diag">Diag</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col0 ref" href="#90Func" title='Func' data-ref="90Func">Func</a>, <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><a class="local col9 ref" href="#89Msg" title='Msg' data-ref="89Msg">Msg</a>, <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="448">448</th><td>  <a class="local col0 ref" href="#90Func" title='Func' data-ref="90Func">Func</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col1 ref" href="#91Diag" title='Diag' data-ref="91Diag">Diag</a>);</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/type_traits.html#std::tuple" title='std::tuple' data-ref="std::tuple">tuple</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>, <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>, <em>bool</em>&gt;&gt;</td></tr>
<tr><th id="452">452</th><td><a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicScope' data-type='Optional&lt;std::tuple&lt;SIAtomicScope, SIAtomicAddrSpace, bool&gt; &gt; (anonymous namespace)::SIMemOpAccess::toSIAtomicScope(SyncScope::ID SSID, (anonymous namespace)::SIAtomicAddrSpace InstrScope) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">toSIAtomicScope</dfn>(<span class="namespace">SyncScope::</span><a class="typedef" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::ID" title='llvm::SyncScope::ID' data-type='uint8_t' data-ref="llvm::SyncScope::ID">ID</a> <dfn class="local col2 decl" id="92SSID" title='SSID' data-type='SyncScope::ID' data-ref="92SSID">SSID</dfn>,</td></tr>
<tr><th id="453">453</th><td>                               <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col3 decl" id="93InstrScope" title='InstrScope' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="93InstrScope">InstrScope</dfn>) <em>const</em> {</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <span class="namespace">SyncScope::</span><a class="enum" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::System" title='llvm::SyncScope::System' data-ref="llvm::SyncScope::System">System</a>)</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>,</td></tr>
<tr><th id="456">456</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='a' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="457">457</th><td>                           <b>true</b>);</td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo12getAgentSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getAgentSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo12getAgentSSIDEv">getAgentSSID</a>())</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>,</td></tr>
<tr><th id="460">460</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='a' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="461">461</th><td>                           <b>true</b>);</td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo16getWorkgroupSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getWorkgroupSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo16getWorkgroupSSIDEv">getWorkgroupSSID</a>())</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>,</td></tr>
<tr><th id="464">464</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='a' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="465">465</th><td>                           <b>true</b>);</td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo16getWavefrontSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getWavefrontSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo16getWavefrontSSIDEv">getWavefrontSSID</a>())</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>,</td></tr>
<tr><th id="468">468</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='a' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="469">469</th><td>                           <b>true</b>);</td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <span class="namespace">SyncScope::</span><a class="enum" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::SingleThread" title='llvm::SyncScope::SingleThread' data-ref="llvm::SyncScope::SingleThread">SingleThread</a>)</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>,</td></tr>
<tr><th id="472">472</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='a' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="473">473</th><td>                           <b>true</b>);</td></tr>
<tr><th id="474">474</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo28getSystemOneAddressSpaceSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getSystemOneAddressSpaceSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo28getSystemOneAddressSpaceSSIDEv">getSystemOneAddressSpaceSSID</a>())</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>,</td></tr>
<tr><th id="476">476</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="local col3 ref" href="#93InstrScope" title='InstrScope' data-ref="93InstrScope">InstrScope</a>,</td></tr>
<tr><th id="477">477</th><td>                           <b>false</b>);</td></tr>
<tr><th id="478">478</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo27getAgentOneAddressSpaceSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getAgentOneAddressSpaceSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo27getAgentOneAddressSpaceSSIDEv">getAgentOneAddressSpaceSSID</a>())</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>,</td></tr>
<tr><th id="480">480</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="local col3 ref" href="#93InstrScope" title='InstrScope' data-ref="93InstrScope">InstrScope</a>,</td></tr>
<tr><th id="481">481</th><td>                           <b>false</b>);</td></tr>
<tr><th id="482">482</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo31getWorkgroupOneAddressSpaceSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getWorkgroupOneAddressSpaceSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo31getWorkgroupOneAddressSpaceSSIDEv">getWorkgroupOneAddressSpaceSSID</a>())</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>,</td></tr>
<tr><th id="484">484</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="local col3 ref" href="#93InstrScope" title='InstrScope' data-ref="93InstrScope">InstrScope</a>,</td></tr>
<tr><th id="485">485</th><td>                           <b>false</b>);</td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo31getWavefrontOneAddressSpaceSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getWavefrontOneAddressSpaceSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo31getWavefrontOneAddressSpaceSSIDEv">getWavefrontOneAddressSpaceSSID</a>())</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>,</td></tr>
<tr><th id="488">488</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="local col3 ref" href="#93InstrScope" title='InstrScope' data-ref="93InstrScope">InstrScope</a>,</td></tr>
<tr><th id="489">489</th><td>                           <b>false</b>);</td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SSID" title='SSID' data-ref="92SSID">SSID</a> == <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo34getSingleThreadOneAddressSpaceSSIDEv" title='llvm::AMDGPUMachineModuleInfo::getSingleThreadOneAddressSpaceSSID' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo34getSingleThreadOneAddressSpaceSSIDEv">getSingleThreadOneAddressSpaceSSID</a>())</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-use='c' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-use='a' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>,</td></tr>
<tr><th id="492">492</th><td>                           <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="local col3 ref" href="#93InstrScope" title='InstrScope' data-ref="93InstrScope">InstrScope</a>,</td></tr>
<tr><th id="493">493</th><td>                           <b>false</b>);</td></tr>
<tr><th id="494">494</th><td>  <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="495">495</th><td>}</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace (anonymous namespace)::SIMemOpAccess::toSIAtomicAddrSpace(unsigned int AS) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj">toSIAtomicAddrSpace</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94AS" title='AS' data-type='unsigned int' data-ref="94AS">AS</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (<a class="local col4 ref" href="#94AS" title='AS' data-ref="94AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::FLAT" title='(anonymous namespace)::SIAtomicAddrSpace::FLAT' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::FLAT">FLAT</a>;</td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (<a class="local col4 ref" href="#94AS" title='AS' data-ref="94AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>)</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>;</td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col4 ref" href="#94AS" title='AS' data-ref="94AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</a>;</td></tr>
<tr><th id="504">504</th><td>  <b>if</b> (<a class="local col4 ref" href="#94AS" title='AS' data-ref="94AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH" title='(anonymous namespace)::SIAtomicAddrSpace::SCRATCH' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::SCRATCH">SCRATCH</a>;</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (<a class="local col4 ref" href="#94AS" title='AS' data-ref="94AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a>)</td></tr>
<tr><th id="507">507</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GDS" title='(anonymous namespace)::SIAtomicAddrSpace::GDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GDS">GDS</a>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::OTHER" title='(anonymous namespace)::SIAtomicAddrSpace::OTHER' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::OTHER">OTHER</a>;</td></tr>
<tr><th id="510">510</th><td>}</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIMemOpAccess::SIMemOpAccess' data-type='void (anonymous namespace)::SIMemOpAccess::SIMemOpAccess(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE">SIMemOpAccess</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="95MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="95MF">MF</dfn>) {</td></tr>
<tr><th id="513">513</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='w' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a> = &amp;<a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" title='llvm::MachineModuleInfo::getObjFileInfo' data-ref="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv">getObjFileInfo</a>&lt;<a class="type" href="AMDGPUMachineModuleInfo.h.html#llvm::AMDGPUMachineModuleInfo" title='llvm::AMDGPUMachineModuleInfo' data-ref="llvm::AMDGPUMachineModuleInfo">AMDGPUMachineModuleInfo</a>&gt;();</td></tr>
<tr><th id="514">514</th><td>}</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">constructFromMIWithMMO</dfn>(</td></tr>
<tr><th id="517">517</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="96MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="96MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getNumMemOperands() &gt; 0) ? void (0) : __assert_fail (&quot;MI-&gt;getNumMemOperands() &gt; 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 518, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17getNumMemOperandsEv" title='llvm::MachineInstr::getNumMemOperands' data-ref="_ZNK4llvm12MachineInstr17getNumMemOperandsEv">getNumMemOperands</a>() &gt; <var>0</var>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <span class="namespace">SyncScope::</span><a class="typedef" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::ID" title='llvm::SyncScope::ID' data-type='uint8_t' data-ref="llvm::SyncScope::ID">ID</a> <dfn class="local col7 decl" id="97SSID" title='SSID' data-type='SyncScope::ID' data-ref="97SSID">SSID</dfn> = <span class="namespace">SyncScope::</span><a class="enum" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::SingleThread" title='llvm::SyncScope::SingleThread' data-ref="llvm::SyncScope::SingleThread">SingleThread</a>;</td></tr>
<tr><th id="521">521</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col8 decl" id="98Ordering" title='Ordering' data-type='llvm::AtomicOrdering' data-ref="98Ordering">Ordering</dfn> = <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>;</td></tr>
<tr><th id="522">522</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col9 decl" id="99FailureOrdering" title='FailureOrdering' data-type='llvm::AtomicOrdering' data-ref="99FailureOrdering">FailureOrdering</dfn> = <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>;</td></tr>
<tr><th id="523">523</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col0 decl" id="100InstrAddrSpace" title='InstrAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="100InstrAddrSpace">InstrAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>;</td></tr>
<tr><th id="524">524</th><td>  <em>bool</em> <dfn class="local col1 decl" id="101IsNonTemporal" title='IsNonTemporal' data-type='bool' data-ref="101IsNonTemporal">IsNonTemporal</dfn> = <b>true</b>;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// Validator should check whether or not MMOs cover the entire set of</i></td></tr>
<tr><th id="527">527</th><td><i>  // locations accessed by the memory instruction.</i></td></tr>
<tr><th id="528">528</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="102MMO" title='MMO' data-type='llvm::MachineMemOperand *const &amp;' data-ref="102MMO">MMO</dfn> : <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="529">529</th><td>    <a class="local col1 ref" href="#101IsNonTemporal" title='IsNonTemporal' data-ref="101IsNonTemporal">IsNonTemporal</a> &amp;= <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand13isNonTemporalEv" title='llvm::MachineMemOperand::isNonTemporal' data-ref="_ZNK4llvm17MachineMemOperand13isNonTemporalEv">isNonTemporal</a>();</td></tr>
<tr><th id="530">530</th><td>    <a class="local col0 ref" href="#100InstrAddrSpace" title='InstrAddrSpace' data-ref="100InstrAddrSpace">InstrAddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a></td></tr>
<tr><th id="531">531</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj">toSIAtomicAddrSpace</a>(<a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPointerInfoEv" title='llvm::MachineMemOperand::getPointerInfo' data-ref="_ZNK4llvm17MachineMemOperand14getPointerInfoEv">getPointerInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm18MachinePointerInfo12getAddrSpaceEv" title='llvm::MachinePointerInfo::getAddrSpace' data-ref="_ZNK4llvm18MachinePointerInfo12getAddrSpaceEv">getAddrSpace</a>());</td></tr>
<tr><th id="532">532</th><td>    <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col3 decl" id="103OpOrdering" title='OpOrdering' data-type='llvm::AtomicOrdering' data-ref="103OpOrdering">OpOrdering</dfn> = <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11getOrderingEv" title='llvm::MachineMemOperand::getOrdering' data-ref="_ZNK4llvm17MachineMemOperand11getOrderingEv">getOrdering</a>();</td></tr>
<tr><th id="533">533</th><td>    <b>if</b> (<a class="local col3 ref" href="#103OpOrdering" title='OpOrdering' data-ref="103OpOrdering">OpOrdering</a> != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>) {</td></tr>
<tr><th id="534">534</th><td>      <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="104IsSyncScopeInclusion" title='IsSyncScopeInclusion' data-type='const llvm::Optional&lt;bool&gt; &amp;' data-ref="104IsSyncScopeInclusion">IsSyncScopeInclusion</dfn> =</td></tr>
<tr><th id="535">535</th><td>          <a class="tu member" href="#(anonymousnamespace)::SIMemOpAccess::MMI" title='(anonymous namespace)::SIMemOpAccess::MMI' data-use='r' data-ref="(anonymousnamespace)::SIMemOpAccess::MMI">MMI</a>-&gt;<a class="ref" href="AMDGPUMachineModuleInfo.h.html#_ZNK4llvm23AMDGPUMachineModuleInfo20isSyncScopeInclusionEhh" title='llvm::AMDGPUMachineModuleInfo::isSyncScopeInclusion' data-ref="_ZNK4llvm23AMDGPUMachineModuleInfo20isSyncScopeInclusionEhh">isSyncScopeInclusion</a>(<a class="local col7 ref" href="#97SSID" title='SSID' data-ref="97SSID">SSID</a>, <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getSyncScopeIDEv" title='llvm::MachineMemOperand::getSyncScopeID' data-ref="_ZNK4llvm17MachineMemOperand14getSyncScopeIDEv">getSyncScopeID</a>());</td></tr>
<tr><th id="536">536</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#104IsSyncScopeInclusion" title='IsSyncScopeInclusion' data-ref="104IsSyncScopeInclusion">IsSyncScopeInclusion</a>) {</td></tr>
<tr><th id="537">537</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>,</td></tr>
<tr><th id="538">538</th><td>          <q>"Unsupported non-inclusive atomic synchronization scope"</q>);</td></tr>
<tr><th id="539">539</th><td>        <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="540">540</th><td>      }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>      <a class="local col7 ref" href="#97SSID" title='SSID' data-ref="97SSID">SSID</a> = <a class="local col4 ref" href="#104IsSyncScopeInclusion" title='IsSyncScopeInclusion' data-ref="104IsSyncScopeInclusion">IsSyncScopeInclusion</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv">getValue</a>() ? <a class="local col7 ref" href="#97SSID" title='SSID' data-ref="97SSID">SSID</a> : <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getSyncScopeIDEv" title='llvm::MachineMemOperand::getSyncScopeID' data-ref="_ZNK4llvm17MachineMemOperand14getSyncScopeIDEv">getSyncScopeID</a>();</td></tr>
<tr><th id="543">543</th><td>      <a class="local col8 ref" href="#98Ordering" title='Ordering' data-ref="98Ordering">Ordering</a> =</td></tr>
<tr><th id="544">544</th><td>          <a class="ref" href="../../../include/llvm/Support/AtomicOrdering.h.html#_ZN4llvm14isStrongerThanENS_14AtomicOrderingES0_" title='llvm::isStrongerThan' data-ref="_ZN4llvm14isStrongerThanENS_14AtomicOrderingES0_">isStrongerThan</a>(<a class="local col8 ref" href="#98Ordering" title='Ordering' data-ref="98Ordering">Ordering</a>, <a class="local col3 ref" href="#103OpOrdering" title='OpOrdering' data-ref="103OpOrdering">OpOrdering</a>) ?</td></tr>
<tr><th id="545">545</th><td>              <a class="local col8 ref" href="#98Ordering" title='Ordering' data-ref="98Ordering">Ordering</a> : <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11getOrderingEv" title='llvm::MachineMemOperand::getOrdering' data-ref="_ZNK4llvm17MachineMemOperand11getOrderingEv">getOrdering</a>();</td></tr>
<tr><th id="546">546</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MMO-&gt;getFailureOrdering() != AtomicOrdering::Release &amp;&amp; MMO-&gt;getFailureOrdering() != AtomicOrdering::AcquireRelease) ? void (0) : __assert_fail (&quot;MMO-&gt;getFailureOrdering() != AtomicOrdering::Release &amp;&amp; MMO-&gt;getFailureOrdering() != AtomicOrdering::AcquireRelease&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 547, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand18getFailureOrderingEv" title='llvm::MachineMemOperand::getFailureOrdering' data-ref="_ZNK4llvm17MachineMemOperand18getFailureOrderingEv">getFailureOrdering</a>() != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Release" title='llvm::AtomicOrdering::Release' data-ref="llvm::AtomicOrdering::Release">Release</a> &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>             <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand18getFailureOrderingEv" title='llvm::MachineMemOperand::getFailureOrdering' data-ref="_ZNK4llvm17MachineMemOperand18getFailureOrderingEv">getFailureOrdering</a>() != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::AcquireRelease" title='llvm::AtomicOrdering::AcquireRelease' data-ref="llvm::AtomicOrdering::AcquireRelease">AcquireRelease</a>);</td></tr>
<tr><th id="548">548</th><td>      <a class="local col9 ref" href="#99FailureOrdering" title='FailureOrdering' data-ref="99FailureOrdering">FailureOrdering</a> =</td></tr>
<tr><th id="549">549</th><td>          <a class="ref" href="../../../include/llvm/Support/AtomicOrdering.h.html#_ZN4llvm14isStrongerThanENS_14AtomicOrderingES0_" title='llvm::isStrongerThan' data-ref="_ZN4llvm14isStrongerThanENS_14AtomicOrderingES0_">isStrongerThan</a>(<a class="local col9 ref" href="#99FailureOrdering" title='FailureOrdering' data-ref="99FailureOrdering">FailureOrdering</a>, <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand18getFailureOrderingEv" title='llvm::MachineMemOperand::getFailureOrdering' data-ref="_ZNK4llvm17MachineMemOperand18getFailureOrderingEv">getFailureOrdering</a>()) ?</td></tr>
<tr><th id="550">550</th><td>              <a class="local col9 ref" href="#99FailureOrdering" title='FailureOrdering' data-ref="99FailureOrdering">FailureOrdering</a> : <a class="local col2 ref" href="#102MMO" title='MMO' data-ref="102MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand18getFailureOrderingEv" title='llvm::MachineMemOperand::getFailureOrdering' data-ref="_ZNK4llvm17MachineMemOperand18getFailureOrderingEv">getFailureOrdering</a>();</td></tr>
<tr><th id="551">551</th><td>    }</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col5 decl" id="105Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="105Scope">Scope</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::NONE" title='(anonymous namespace)::SIAtomicScope::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicScope::NONE">NONE</a>;</td></tr>
<tr><th id="555">555</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col6 decl" id="106OrderingAddrSpace" title='OrderingAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="106OrderingAddrSpace">OrderingAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>;</td></tr>
<tr><th id="556">556</th><td>  <em>bool</em> <dfn class="local col7 decl" id="107IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-type='bool' data-ref="107IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</dfn> = <b>false</b>;</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col8 ref" href="#98Ordering" title='Ordering' data-ref="98Ordering">Ordering</a> != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>) {</td></tr>
<tr><th id="558">558</th><td>    <em>auto</em> <dfn class="local col8 decl" id="108ScopeOrNone" title='ScopeOrNone' data-type='llvm::Optional&lt;std::tuple&lt;(anonymous namespace)::SIAtomicScope, (anonymous namespace)::SIAtomicAddrSpace, bool&gt; &gt;' data-ref="108ScopeOrNone">ScopeOrNone</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">toSIAtomicScope</a>(<a class="local col7 ref" href="#97SSID" title='SSID' data-ref="97SSID">SSID</a>, <a class="local col0 ref" href="#100InstrAddrSpace" title='InstrAddrSpace' data-ref="100InstrAddrSpace">InstrAddrSpace</a>);</td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (!<a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-use='c' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#108ScopeOrNone" title='ScopeOrNone' data-ref="108ScopeOrNone">ScopeOrNone</a>) {</td></tr>
<tr><th id="560">560</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>, <q>"Unsupported atomic synchronization scope"</q>);</td></tr>
<tr><th id="561">561</th><td>      <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="562">562</th><td>    }</td></tr>
<tr><th id="563">563</th><td>    <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-use='c' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col5 ref" href="#105Scope" title='Scope' data-ref="105Scope">Scope</a></span>, <span class='refarg'><a class="local col6 ref" href="#106OrderingAddrSpace" title='OrderingAddrSpace' data-ref="106OrderingAddrSpace">OrderingAddrSpace</a></span>, <span class='refarg'><a class="local col7 ref" href="#107IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-ref="107IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a></span>) <a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleaSERKSt5tupleIJDpT_EE" title='std::tuple::operator=' data-use='c' data-ref="_ZNSt5tupleaSERKSt5tupleIJDpT_EE">=</a></td></tr>
<tr><th id="564">564</th><td>      <a class="local col8 ref" href="#108ScopeOrNone" title='ScopeOrNone' data-ref="108ScopeOrNone">ScopeOrNone</a>.<a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-use='c' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>();</td></tr>
<tr><th id="565">565</th><td>    <b>if</b> ((<a class="local col6 ref" href="#106OrderingAddrSpace" title='OrderingAddrSpace' data-ref="106OrderingAddrSpace">OrderingAddrSpace</a> == <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) ||</td></tr>
<tr><th id="566">566</th><td>        ((<a class="local col6 ref" href="#106OrderingAddrSpace" title='OrderingAddrSpace' data-ref="106OrderingAddrSpace">OrderingAddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>) != <a class="local col6 ref" href="#106OrderingAddrSpace" title='OrderingAddrSpace' data-ref="106OrderingAddrSpace">OrderingAddrSpace</a>)) {</td></tr>
<tr><th id="567">567</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>, <q>"Unsupported atomic address space"</q>);</td></tr>
<tr><th id="568">568</th><td>      <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="569">569</th><td>    }</td></tr>
<tr><th id="570">570</th><td>  }</td></tr>
<tr><th id="571">571</th><td>  <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b" title='(anonymous namespace)::SIMemOpInfo::SIMemOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b">(</a><a class="local col8 ref" href="#98Ordering" title='Ordering' data-ref="98Ordering">Ordering</a>, <a class="local col5 ref" href="#105Scope" title='Scope' data-ref="105Scope">Scope</a>, <a class="local col6 ref" href="#106OrderingAddrSpace" title='OrderingAddrSpace' data-ref="106OrderingAddrSpace">OrderingAddrSpace</a>, <a class="local col0 ref" href="#100InstrAddrSpace" title='InstrAddrSpace' data-ref="100InstrAddrSpace">InstrAddrSpace</a>,</td></tr>
<tr><th id="572">572</th><td>                     <a class="local col7 ref" href="#107IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-ref="107IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a>, <a class="local col9 ref" href="#99FailureOrdering" title='FailureOrdering' data-ref="99FailureOrdering">FailureOrdering</a>, <a class="local col1 ref" href="#101IsNonTemporal" title='IsNonTemporal' data-ref="101IsNonTemporal">IsNonTemporal</a>);</td></tr>
<tr><th id="573">573</th><td>}</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getLoadInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getLoadInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getLoadInfo</dfn>(</td></tr>
<tr><th id="576">576</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="109MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic) ? void (0) : __assert_fail (&quot;MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 577, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; SIInstrFlags::<a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::maybeAtomic" title='llvm::SIInstrFlags::maybeAtomic' data-ref="llvm::SIInstrFlags::maybeAtomic">maybeAtomic</a>);</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (!(<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))</td></tr>
<tr><th id="580">580</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <i>// Be conservative if there are no memory operands.</i></td></tr>
<tr><th id="583">583</th><td>  <b>if</b> (<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17getNumMemOperandsEv" title='llvm::MachineInstr::getNumMemOperands' data-ref="_ZNK4llvm12MachineInstr17getNumMemOperandsEv">getNumMemOperands</a>() == <var>0</var>)</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b" title='(anonymous namespace)::SIMemOpInfo::SIMemOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b">(</a>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">constructFromMIWithMMO</a>(<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>);</td></tr>
<tr><th id="587">587</th><td>}</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getStoreInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getStoreInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getStoreInfo</dfn>(</td></tr>
<tr><th id="590">590</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="110MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="591">591</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic) ? void (0) : __assert_fail (&quot;MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 591, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; SIInstrFlags::<a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::maybeAtomic" title='llvm::SIInstrFlags::maybeAtomic' data-ref="llvm::SIInstrFlags::maybeAtomic">maybeAtomic</a>);</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <b>if</b> (!(!<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <i>// Be conservative if there are no memory operands.</i></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17getNumMemOperandsEv" title='llvm::MachineInstr::getNumMemOperands' data-ref="_ZNK4llvm12MachineInstr17getNumMemOperandsEv">getNumMemOperands</a>() == <var>0</var>)</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b" title='(anonymous namespace)::SIMemOpInfo::SIMemOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b">(</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">constructFromMIWithMMO</a>(<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>);</td></tr>
<tr><th id="601">601</th><td>}</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getAtomicFenceInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getAtomicFenceInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getAtomicFenceInfo</dfn>(</td></tr>
<tr><th id="604">604</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="111MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="605">605</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic) ? void (0) : __assert_fail (&quot;MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 605, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; SIInstrFlags::<a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::maybeAtomic" title='llvm::SIInstrFlags::maybeAtomic' data-ref="llvm::SIInstrFlags::maybeAtomic">maybeAtomic</a>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <b>if</b> (<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;ATOMIC_FENCE&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::ISD::ATOMIC_FENCE&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_FENCE" title='llvm::ISD::NodeType::ATOMIC_FENCE' data-ref="llvm::ISD::NodeType::ATOMIC_FENCE">ATOMIC_FENCE</a></span>)</td></tr>
<tr><th id="608">608</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col2 decl" id="112Ordering" title='Ordering' data-type='llvm::AtomicOrdering' data-ref="112Ordering">Ordering</dfn> =</td></tr>
<tr><th id="611">611</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>&gt;(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <span class="namespace">SyncScope::</span><a class="typedef" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::ID" title='llvm::SyncScope::ID' data-type='uint8_t' data-ref="llvm::SyncScope::ID">ID</a> <dfn class="local col3 decl" id="113SSID" title='SSID' data-type='SyncScope::ID' data-ref="113SSID">SSID</dfn> = <b>static_cast</b>&lt;<span class="namespace">SyncScope::</span><a class="typedef" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::SyncScope::ID" title='llvm::SyncScope::ID' data-type='uint8_t' data-ref="llvm::SyncScope::ID">ID</a>&gt;(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="614">614</th><td>  <em>auto</em> <dfn class="local col4 decl" id="114ScopeOrNone" title='ScopeOrNone' data-type='llvm::Optional&lt;std::tuple&lt;(anonymous namespace)::SIAtomicScope, (anonymous namespace)::SIAtomicAddrSpace, bool&gt; &gt;' data-ref="114ScopeOrNone">ScopeOrNone</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIMemOpAccess::toSIAtomicScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE">toSIAtomicScope</a>(<a class="local col3 ref" href="#113SSID" title='SSID' data-ref="113SSID">SSID</a>, <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>);</td></tr>
<tr><th id="615">615</th><td>  <b>if</b> (!<a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-use='c' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#114ScopeOrNone" title='ScopeOrNone' data-ref="114ScopeOrNone">ScopeOrNone</a>) {</td></tr>
<tr><th id="616">616</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</a>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>, <q>"Unsupported atomic synchronization scope"</q>);</td></tr>
<tr><th id="617">617</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="618">618</th><td>  }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col5 decl" id="115Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="115Scope">Scope</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::NONE" title='(anonymous namespace)::SIAtomicScope::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicScope::NONE">NONE</a>;</td></tr>
<tr><th id="621">621</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col6 decl" id="116OrderingAddrSpace" title='OrderingAddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="116OrderingAddrSpace">OrderingAddrSpace</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>;</td></tr>
<tr><th id="622">622</th><td>  <em>bool</em> <dfn class="local col7 decl" id="117IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-type='bool' data-ref="117IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</dfn> = <b>false</b>;</td></tr>
<tr><th id="623">623</th><td>  <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-use='c' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col5 ref" href="#115Scope" title='Scope' data-ref="115Scope">Scope</a></span>, <span class='refarg'><a class="local col6 ref" href="#116OrderingAddrSpace" title='OrderingAddrSpace' data-ref="116OrderingAddrSpace">OrderingAddrSpace</a></span>, <span class='refarg'><a class="local col7 ref" href="#117IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-ref="117IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a></span>) <a class="tu ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleaSERKSt5tupleIJDpT_EE" title='std::tuple::operator=' data-use='c' data-ref="_ZNSt5tupleaSERKSt5tupleIJDpT_EE">=</a></td></tr>
<tr><th id="624">624</th><td>    <a class="local col4 ref" href="#114ScopeOrNone" title='ScopeOrNone' data-ref="114ScopeOrNone">ScopeOrNone</a>.<a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-use='c' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>();</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <b>if</b> ((<a class="local col6 ref" href="#116OrderingAddrSpace" title='OrderingAddrSpace' data-ref="116OrderingAddrSpace">OrderingAddrSpace</a> == <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) ||</td></tr>
<tr><th id="627">627</th><td>      ((<a class="local col6 ref" href="#116OrderingAddrSpace" title='OrderingAddrSpace' data-ref="116OrderingAddrSpace">OrderingAddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>) != <a class="local col6 ref" href="#116OrderingAddrSpace" title='OrderingAddrSpace' data-ref="116OrderingAddrSpace">OrderingAddrSpace</a>)) {</td></tr>
<tr><th id="628">628</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc" title='(anonymous namespace)::SIMemOpAccess::reportUnsupported' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess17reportUnsupportedERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPKc">reportUnsupported</a>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>, <q>"Unsupported atomic address space"</q>);</td></tr>
<tr><th id="629">629</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b" title='(anonymous namespace)::SIMemOpInfo::SIMemOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b">(</a><a class="local col2 ref" href="#112Ordering" title='Ordering' data-ref="112Ordering">Ordering</a>, <a class="local col5 ref" href="#115Scope" title='Scope' data-ref="115Scope">Scope</a>, <a class="local col6 ref" href="#116OrderingAddrSpace" title='OrderingAddrSpace' data-ref="116OrderingAddrSpace">OrderingAddrSpace</a>, <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC" title='(anonymous namespace)::SIAtomicAddrSpace::ATOMIC' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::ATOMIC">ATOMIC</a>,</td></tr>
<tr><th id="633">633</th><td>                     <a class="local col7 ref" href="#117IsCrossAddressSpaceOrdering" title='IsCrossAddressSpaceOrdering' data-ref="117IsCrossAddressSpaceOrdering">IsCrossAddressSpaceOrdering</a>);</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getAtomicCmpxchgOrRmwInfo' data-type='Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; (anonymous namespace)::SIMemOpAccess::getAtomicCmpxchgOrRmwInfo(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getAtomicCmpxchgOrRmwInfo</dfn>(</td></tr>
<tr><th id="637">637</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="118MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="118MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="638">638</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic) ? void (0) : __assert_fail (&quot;MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::maybeAtomic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 638, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; SIInstrFlags::<a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::maybeAtomic" title='llvm::SIInstrFlags::maybeAtomic' data-ref="llvm::SIInstrFlags::maybeAtomic">maybeAtomic</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <b>if</b> (!(<a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))</td></tr>
<tr><th id="641">641</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <i>// Be conservative if there are no memory operands.</i></td></tr>
<tr><th id="644">644</th><td>  <b>if</b> (<a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17getNumMemOperandsEv" title='llvm::MachineInstr::getNumMemOperands' data-ref="_ZNK4llvm12MachineInstr17getNumMemOperandsEv">getNumMemOperands</a>() == <var>0</var>)</td></tr>
<tr><th id="645">645</th><td>    <b>return</b> <a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b" title='(anonymous namespace)::SIMemOpInfo::SIMemOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_111SIMemOpInfoC1EN4llvm14AtomicOrderingENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceES4_bS2_b">(</a>);</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::constructFromMIWithMMO' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">constructFromMIWithMMO</a>(<a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a>);</td></tr>
<tr><th id="648">648</th><td>}</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SICacheControlC1ERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SICacheControl::SICacheControl' data-type='void (anonymous namespace)::SICacheControl::SICacheControl(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZN12_GLOBAL__N_114SICacheControlC1ERKN4llvm12GCNSubtargetE">SICacheControl</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="119ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="119ST">ST</dfn>) {</td></tr>
<tr><th id="651">651</th><td>  <a class="tu member" href="#(anonymousnamespace)::SICacheControl::TII" title='(anonymous namespace)::SICacheControl::TII' data-use='w' data-ref="(anonymousnamespace)::SICacheControl::TII">TII</a> = <a class="local col9 ref" href="#119ST" title='ST' data-ref="119ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="652">652</th><td>  IV = getIsaVersion(ST.<span class='error' title="no member named &apos;getCPU&apos; in &apos;llvm::GCNSubtarget&apos;">getCPU</span>());</td></tr>
<tr><th id="653">653</th><td>}</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i  data-doc="_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE">/* static */</i></td></tr>
<tr><th id="656">656</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SICacheControl::create' data-type='static std::unique_ptr&lt;SICacheControl&gt; (anonymous namespace)::SICacheControl::create(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE">create</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="120ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="120ST">ST</dfn>) {</td></tr>
<tr><th id="657">657</th><td>  <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation" title='llvm::AMDGPUSubtarget::Generation' data-ref="llvm::AMDGPUSubtarget::Generation">Generation</a> <dfn class="local col1 decl" id="121Generation" title='Generation' data-type='GCNSubtarget::Generation' data-ref="121Generation">Generation</dfn> = <a class="local col0 ref" href="#120ST" title='ST' data-ref="120ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>();</td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (<a class="local col1 ref" href="#121Generation" title='Generation' data-ref="121Generation">Generation</a> &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>)</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a>&gt;(<a class="local col0 ref" href="#120ST" title='ST' data-ref="120ST">ST</a>);</td></tr>
<tr><th id="660">660</th><td>  <b>if</b> (<a class="local col1 ref" href="#121Generation" title='Generation' data-ref="121Generation">Generation</a> &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>)</td></tr>
<tr><th id="661">661</th><td>    <b>return</b> <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIGfx7CacheControl" title='(anonymous namespace)::SIGfx7CacheControl' data-ref="(anonymousnamespace)::SIGfx7CacheControl">SIGfx7CacheControl</a>&gt;(<a class="local col0 ref" href="#120ST" title='ST' data-ref="120ST">ST</a>);</td></tr>
<tr><th id="662">662</th><td>  <b>return</b> <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIGfx10CacheControl" title='(anonymous namespace)::SIGfx10CacheControl' data-ref="(anonymousnamespace)::SIGfx10CacheControl">SIGfx10CacheControl</a>&gt;(<a class="local col0 ref" href="#120ST" title='ST' data-ref="120ST">ST</a>, <a class="local col0 ref" href="#120ST" title='ST' data-ref="120ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15isCuModeEnabledEv" title='llvm::GCNSubtarget::isCuModeEnabled' data-ref="_ZNK4llvm12GCNSubtarget15isCuModeEnabledEv">isCuModeEnabled</a>());</td></tr>
<tr><th id="663">663</th><td>}</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx6CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIGfx6CacheControl::enableLoadCacheBypass' data-type='bool (anonymous namespace)::SIGfx6CacheControl::enableLoadCacheBypass(const MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">enableLoadCacheBypass</dfn>(</td></tr>
<tr><th id="666">666</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="122MI">MI</dfn>,</td></tr>
<tr><th id="667">667</th><td>    <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col3 decl" id="123Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="123Scope">Scope</dfn>,</td></tr>
<tr><th id="668">668</th><td>    <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col4 decl" id="124AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="124AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayLoad() &amp;&amp; !MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;MI-&gt;mayLoad() &amp;&amp; !MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 669, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="670">670</th><td>  <em>bool</em> <dfn class="local col5 decl" id="125Changed" title='Changed' data-type='bool' data-ref="125Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> ((<a class="local col4 ref" href="#124AddrSpace" title='AddrSpace' data-ref="124AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="673">673</th><td>    <i class="doc">/// TODO: Do not set glc for rmw atomic operations as they</i></td></tr>
<tr><th id="674">674</th><td><i class="doc">    /// implicitly bypass the L1 cache.</i></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>    <b>switch</b> (<a class="local col3 ref" href="#123Scope" title='Scope' data-ref="123Scope">Scope</a>) {</td></tr>
<tr><th id="677">677</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="678">678</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="679">679</th><td>      <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableGLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableGLCBit</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="680">680</th><td>      <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="682">682</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="683">683</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="684">684</th><td>      <i>// No cache to bypass.</i></td></tr>
<tr><th id="685">685</th><td>      <b>break</b>;</td></tr>
<tr><th id="686">686</th><td>    <b>default</b>:</td></tr>
<tr><th id="687">687</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 687)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="688">688</th><td>    }</td></tr>
<tr><th id="689">689</th><td>  }</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <i class="doc">/// The scratch address space does not need the global memory caches</i></td></tr>
<tr><th id="692">692</th><td><i class="doc">  /// to be bypassed as all memory operations by the same thread are</i></td></tr>
<tr><th id="693">693</th><td><i class="doc">  /// sequentially consistent, and no other thread can access scratch</i></td></tr>
<tr><th id="694">694</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="695">695</th><td><i class="doc"></i></td></tr>
<tr><th id="696">696</th><td><i class="doc">  /// Other address spaces do not hava a cache.</i></td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a>;</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx6CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableNonTemporal' data-type='bool (anonymous namespace)::SIGfx6CacheControl::enableNonTemporal(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</dfn>(</td></tr>
<tr><th id="702">702</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="126MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="703">703</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayLoad() ^ MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;MI-&gt;mayLoad() ^ MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 703, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ^ <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="704">704</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127Changed" title='Changed' data-type='bool' data-ref="127Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <i class="doc">/// TODO: Do not enableGLCBit if rmw atomic.</i></td></tr>
<tr><th id="707">707</th><td>  <a class="local col7 ref" href="#127Changed" title='Changed' data-ref="127Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableGLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableGLCBit</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>);</td></tr>
<tr><th id="708">708</th><td>  <a class="local col7 ref" href="#127Changed" title='Changed' data-ref="127Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableSLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableSLCBit</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <a class="local col7 ref" href="#127Changed" title='Changed' data-ref="127Changed">Changed</a>;</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx6CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA12573456" title='(anonymous namespace)::SIGfx6CacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SIGfx6CacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA12573456">insertCacheInvalidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="128MI">MI</dfn>,</td></tr>
<tr><th id="714">714</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col9 decl" id="129Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="129Scope">Scope</dfn>,</td></tr>
<tr><th id="715">715</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col0 decl" id="130AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="130AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="716">716</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col1 decl" id="131Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="131Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="717">717</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132Changed" title='Changed' data-type='bool' data-ref="132Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="133MBB">MBB</dfn> = *<a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="720">720</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="134DL" title='DL' data-type='llvm::DebugLoc' data-ref="134DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (<a class="local col1 ref" href="#131Pos" title='Pos' data-ref="131Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="723">723</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <b>if</b> ((<a class="local col0 ref" href="#130AddrSpace" title='AddrSpace' data-ref="130AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="726">726</th><td>    <b>switch</b> (<a class="local col9 ref" href="#129Scope" title='Scope' data-ref="129Scope">Scope</a>) {</td></tr>
<tr><th id="727">727</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="728">728</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="729">729</th><td>      BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1</span>));</td></tr>
<tr><th id="730">730</th><td>      <a class="local col2 ref" href="#132Changed" title='Changed' data-ref="132Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="731">731</th><td>      <b>break</b>;</td></tr>
<tr><th id="732">732</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="733">733</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="734">734</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="735">735</th><td>      <i>// No cache to invalidate.</i></td></tr>
<tr><th id="736">736</th><td>      <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>    <b>default</b>:</td></tr>
<tr><th id="738">738</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 738)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <i class="doc">/// The scratch address space does not need the global memory cache</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">  /// to be flushed as all memory operations by the same thread are</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">  /// sequentially consistent, and no other thread can access scratch</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="746">746</th><td><i class="doc"></i></td></tr>
<tr><th id="747">747</th><td><i class="doc">  /// Other address spaces do not hava a cache.</i></td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (<a class="local col1 ref" href="#131Pos" title='Pos' data-ref="131Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="750">750</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>return</b> <a class="local col2 ref" href="#132Changed" title='Changed' data-ref="132Changed">Changed</a>;</td></tr>
<tr><th id="753">753</th><td>}</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx6CacheControl" title='(anonymous namespace)::SIGfx6CacheControl' data-ref="(anonymousnamespace)::SIGfx6CacheControl">SIGfx6CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx6CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSp196805" title='(anonymous namespace)::SIGfx6CacheControl::insertWait' data-type='bool (anonymous namespace)::SIGfx6CacheControl::insertWait(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::SIMemOp Op, bool IsCrossAddrSpaceOrdering, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSp196805">insertWait</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="135MI">MI</dfn>,</td></tr>
<tr><th id="756">756</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col6 decl" id="136Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="136Scope">Scope</dfn>,</td></tr>
<tr><th id="757">757</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col7 decl" id="137AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="137AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="758">758</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a> <dfn class="local col8 decl" id="138Op" title='Op' data-type='(anonymous namespace)::SIMemOp' data-ref="138Op">Op</dfn>,</td></tr>
<tr><th id="759">759</th><td>                                    <em>bool</em> <dfn class="local col9 decl" id="139IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-type='bool' data-ref="139IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col0 decl" id="140Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="140Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="761">761</th><td>  <em>bool</em> <dfn class="local col1 decl" id="141Changed" title='Changed' data-type='bool' data-ref="141Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="142MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="142MBB">MBB</dfn> = *<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="764">764</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="143DL" title='DL' data-type='llvm::DebugLoc' data-ref="143DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (<a class="local col0 ref" href="#140Pos" title='Pos' data-ref="140Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="767">767</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <em>bool</em> <dfn class="local col4 decl" id="144VMCnt" title='VMCnt' data-type='bool' data-ref="144VMCnt">VMCnt</dfn> = <b>false</b>;</td></tr>
<tr><th id="770">770</th><td>  <em>bool</em> <dfn class="local col5 decl" id="145LGKMCnt" title='LGKMCnt' data-type='bool' data-ref="145LGKMCnt">LGKMCnt</dfn> = <b>false</b>;</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <b>if</b> ((<a class="local col7 ref" href="#137AddrSpace" title='AddrSpace' data-ref="137AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="773">773</th><td>    <b>switch</b> (<a class="local col6 ref" href="#136Scope" title='Scope' data-ref="136Scope">Scope</a>) {</td></tr>
<tr><th id="774">774</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="775">775</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="776">776</th><td>      <a class="local col4 ref" href="#144VMCnt" title='VMCnt' data-ref="144VMCnt">VMCnt</a> |= <b>true</b>;</td></tr>
<tr><th id="777">777</th><td>      <b>break</b>;</td></tr>
<tr><th id="778">778</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="779">779</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="780">780</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="781">781</th><td>      <i>// The L1 cache keeps all memory operations in order for</i></td></tr>
<tr><th id="782">782</th><td><i>      // wavefronts in the same work-group.</i></td></tr>
<tr><th id="783">783</th><td>      <b>break</b>;</td></tr>
<tr><th id="784">784</th><td>    <b>default</b>:</td></tr>
<tr><th id="785">785</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 785)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="786">786</th><td>    }</td></tr>
<tr><th id="787">787</th><td>  }</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <b>if</b> ((<a class="local col7 ref" href="#137AddrSpace" title='AddrSpace' data-ref="137AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="790">790</th><td>    <b>switch</b> (<a class="local col6 ref" href="#136Scope" title='Scope' data-ref="136Scope">Scope</a>) {</td></tr>
<tr><th id="791">791</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="792">792</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="793">793</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="794">794</th><td>      <i>// If no cross address space ordering then an LDS waitcnt is not</i></td></tr>
<tr><th id="795">795</th><td><i>      // needed as LDS operations for all waves are executed in a</i></td></tr>
<tr><th id="796">796</th><td><i>      // total global ordering as observed by all waves. Required if</i></td></tr>
<tr><th id="797">797</th><td><i>      // also synchronizing with global/GDS memory as LDS operations</i></td></tr>
<tr><th id="798">798</th><td><i>      // could be reordered with respect to later global/GDS memory</i></td></tr>
<tr><th id="799">799</th><td><i>      // operations of the same wave.</i></td></tr>
<tr><th id="800">800</th><td>      <a class="local col5 ref" href="#145LGKMCnt" title='LGKMCnt' data-ref="145LGKMCnt">LGKMCnt</a> |= <a class="local col9 ref" href="#139IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-ref="139IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</a>;</td></tr>
<tr><th id="801">801</th><td>      <b>break</b>;</td></tr>
<tr><th id="802">802</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="803">803</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="804">804</th><td>      <i>// The LDS keeps all memory operations in order for</i></td></tr>
<tr><th id="805">805</th><td><i>      // the same wavesfront.</i></td></tr>
<tr><th id="806">806</th><td>      <b>break</b>;</td></tr>
<tr><th id="807">807</th><td>    <b>default</b>:</td></tr>
<tr><th id="808">808</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 808)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="809">809</th><td>    }</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <b>if</b> ((<a class="local col7 ref" href="#137AddrSpace" title='AddrSpace' data-ref="137AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GDS" title='(anonymous namespace)::SIAtomicAddrSpace::GDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GDS">GDS</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="813">813</th><td>    <b>switch</b> (<a class="local col6 ref" href="#136Scope" title='Scope' data-ref="136Scope">Scope</a>) {</td></tr>
<tr><th id="814">814</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="815">815</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="816">816</th><td>      <i>// If no cross address space ordering then an GDS waitcnt is not</i></td></tr>
<tr><th id="817">817</th><td><i>      // needed as GDS operations for all waves are executed in a</i></td></tr>
<tr><th id="818">818</th><td><i>      // total global ordering as observed by all waves. Required if</i></td></tr>
<tr><th id="819">819</th><td><i>      // also synchronizing with global/LDS memory as GDS operations</i></td></tr>
<tr><th id="820">820</th><td><i>      // could be reordered with respect to later global/LDS memory</i></td></tr>
<tr><th id="821">821</th><td><i>      // operations of the same wave.</i></td></tr>
<tr><th id="822">822</th><td>      <a class="local col5 ref" href="#145LGKMCnt" title='LGKMCnt' data-ref="145LGKMCnt">LGKMCnt</a> |= <a class="local col9 ref" href="#139IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-ref="139IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</a>;</td></tr>
<tr><th id="823">823</th><td>      <b>break</b>;</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="825">825</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="826">826</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="827">827</th><td>      <i>// The GDS keeps all memory operations in order for</i></td></tr>
<tr><th id="828">828</th><td><i>      // the same work-group.</i></td></tr>
<tr><th id="829">829</th><td>      <b>break</b>;</td></tr>
<tr><th id="830">830</th><td>    <b>default</b>:</td></tr>
<tr><th id="831">831</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 831)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="832">832</th><td>    }</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <b>if</b> (<a class="local col4 ref" href="#144VMCnt" title='VMCnt' data-ref="144VMCnt">VMCnt</a> || <a class="local col5 ref" href="#145LGKMCnt" title='LGKMCnt' data-ref="145LGKMCnt">LGKMCnt</a>) {</td></tr>
<tr><th id="836">836</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146WaitCntImmediate" title='WaitCntImmediate' data-type='unsigned int' data-ref="146WaitCntImmediate">WaitCntImmediate</dfn> =</td></tr>
<tr><th id="837">837</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>,</td></tr>
<tr><th id="838">838</th><td>                            <a class="local col4 ref" href="#144VMCnt" title='VMCnt' data-ref="144VMCnt">VMCnt</a> ? <var>0</var> : <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>),</td></tr>
<tr><th id="839">839</th><td>                            <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>),</td></tr>
<tr><th id="840">840</th><td>                            <a class="local col5 ref" href="#145LGKMCnt" title='LGKMCnt' data-ref="145LGKMCnt">LGKMCnt</a> ? <var>0</var> : <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>));</td></tr>
<tr><th id="841">841</th><td>    BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>)).addImm(WaitCntImmediate);</td></tr>
<tr><th id="842">842</th><td>    <a class="local col1 ref" href="#141Changed" title='Changed' data-ref="141Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="843">843</th><td>  }</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>  <b>if</b> (<a class="local col0 ref" href="#140Pos" title='Pos' data-ref="140Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="846">846</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <b>return</b> <a class="local col1 ref" href="#141Changed" title='Changed' data-ref="141Changed">Changed</a>;</td></tr>
<tr><th id="849">849</th><td>}</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx7CacheControl" title='(anonymous namespace)::SIGfx7CacheControl' data-ref="(anonymousnamespace)::SIGfx7CacheControl">SIGfx7CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SIGfx7CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA5606786" title='(anonymous namespace)::SIGfx7CacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SIGfx7CacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_118SIGfx7CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIA5606786">insertCacheInvalidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="147MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="147MI">MI</dfn>,</td></tr>
<tr><th id="852">852</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col8 decl" id="148Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="148Scope">Scope</dfn>,</td></tr>
<tr><th id="853">853</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col9 decl" id="149AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="149AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="854">854</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col0 decl" id="150Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="150Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="855">855</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151Changed" title='Changed' data-type='bool' data-ref="151Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="152MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="152MBB">MBB</dfn> = *<a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="858">858</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="153DL" title='DL' data-type='llvm::DebugLoc' data-ref="153DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="154STM" title='STM' data-type='const llvm::GCNSubtarget &amp;' data-ref="154STM">STM</dfn> = <a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="155Flush" title='Flush' data-type='const unsigned int' data-ref="155Flush">Flush</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">STM</span>.isAmdPalOS() || <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">STM</span>.isMesa3DOS()</td></tr>
<tr><th id="863">863</th><td>                             ? AMDGPU::BUFFER_WBINVL1</td></tr>
<tr><th id="864">864</th><td>                             : AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1_VOL&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1_VOL</span>;</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <b>if</b> (<a class="local col0 ref" href="#150Pos" title='Pos' data-ref="150Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="867">867</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI">MI</a>;</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <b>if</b> ((<a class="local col9 ref" href="#149AddrSpace" title='AddrSpace' data-ref="149AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="870">870</th><td>    <b>switch</b> (<a class="local col8 ref" href="#148Scope" title='Scope' data-ref="148Scope">Scope</a>) {</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="873">873</th><td>      BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Flush));</td></tr>
<tr><th id="874">874</th><td>      <a class="local col1 ref" href="#151Changed" title='Changed' data-ref="151Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="875">875</th><td>      <b>break</b>;</td></tr>
<tr><th id="876">876</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="877">877</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="878">878</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="879">879</th><td>      <i>// No cache to invalidate.</i></td></tr>
<tr><th id="880">880</th><td>      <b>break</b>;</td></tr>
<tr><th id="881">881</th><td>    <b>default</b>:</td></tr>
<tr><th id="882">882</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 882)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="883">883</th><td>    }</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i class="doc">/// The scratch address space does not need the global memory cache</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">  /// to be flushed as all memory operations by the same thread are</i></td></tr>
<tr><th id="888">888</th><td><i class="doc">  /// sequentially consistent, and no other thread can access scratch</i></td></tr>
<tr><th id="889">889</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="890">890</th><td><i class="doc"></i></td></tr>
<tr><th id="891">891</th><td><i class="doc">  /// Other address spaces do not hava a cache.</i></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <b>if</b> (<a class="local col0 ref" href="#150Pos" title='Pos' data-ref="150Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="894">894</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI">MI</a>;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <b>return</b> <a class="local col1 ref" href="#151Changed" title='Changed' data-ref="151Changed">Changed</a>;</td></tr>
<tr><th id="897">897</th><td>}</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx10CacheControl" title='(anonymous namespace)::SIGfx10CacheControl' data-ref="(anonymousnamespace)::SIGfx10CacheControl">SIGfx10CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119SIGfx10CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SIGfx10CacheControl::enableLoadCacheBypass' data-type='bool (anonymous namespace)::SIGfx10CacheControl::enableLoadCacheBypass(const MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">enableLoadCacheBypass</dfn>(</td></tr>
<tr><th id="900">900</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="156MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="156MI">MI</dfn>,</td></tr>
<tr><th id="901">901</th><td>    <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col7 decl" id="157Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="157Scope">Scope</dfn>,</td></tr>
<tr><th id="902">902</th><td>    <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col8 decl" id="158AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="158AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="903">903</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayLoad() &amp;&amp; !MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;MI-&gt;mayLoad() &amp;&amp; !MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 903, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="904">904</th><td>  <em>bool</em> <dfn class="local col9 decl" id="159Changed" title='Changed' data-type='bool' data-ref="159Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <b>if</b> ((<a class="local col8 ref" href="#158AddrSpace" title='AddrSpace' data-ref="158AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="907">907</th><td>    <i class="doc">/// TODO Do not set glc for rmw atomic operations as they</i></td></tr>
<tr><th id="908">908</th><td><i class="doc">    /// implicitly bypass the L0/L1 caches.</i></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>    <b>switch</b> (<a class="local col7 ref" href="#157Scope" title='Scope' data-ref="157Scope">Scope</a>) {</td></tr>
<tr><th id="911">911</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="912">912</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="913">913</th><td>      <a class="local col9 ref" href="#159Changed" title='Changed' data-ref="159Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableGLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableGLCBit</a>(<a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>);</td></tr>
<tr><th id="914">914</th><td>      <a class="local col9 ref" href="#159Changed" title='Changed' data-ref="159Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_119SIGfx10CacheControl12enableDLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx10CacheControl::enableDLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl12enableDLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableDLCBit</a>(<a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>);</td></tr>
<tr><th id="915">915</th><td>      <b>break</b>;</td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="917">917</th><td>      <i>// In WGP mode the waves of a work-group can be executing on either CU of</i></td></tr>
<tr><th id="918">918</th><td><i>      // the WGP. Therefore need to bypass the L0 which is per CU. Otherwise in</i></td></tr>
<tr><th id="919">919</th><td><i>      // CU mode and all waves of a work-group are on the same CU, and so the</i></td></tr>
<tr><th id="920">920</th><td><i>      // L0 does not need to be bypassed.</i></td></tr>
<tr><th id="921">921</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIGfx10CacheControl::CuMode" title='(anonymous namespace)::SIGfx10CacheControl::CuMode' data-use='r' data-ref="(anonymousnamespace)::SIGfx10CacheControl::CuMode">CuMode</a>) <a class="local col9 ref" href="#159Changed" title='Changed' data-ref="159Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableGLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableGLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableGLCBit</a>(<a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>);</td></tr>
<tr><th id="922">922</th><td>      <b>break</b>;</td></tr>
<tr><th id="923">923</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="924">924</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="925">925</th><td>      <i>// No cache to bypass.</i></td></tr>
<tr><th id="926">926</th><td>      <b>break</b>;</td></tr>
<tr><th id="927">927</th><td>    <b>default</b>:</td></tr>
<tr><th id="928">928</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 928)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="929">929</th><td>    }</td></tr>
<tr><th id="930">930</th><td>  }</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>  <i class="doc">/// The scratch address space does not need the global memory caches</i></td></tr>
<tr><th id="933">933</th><td><i class="doc">  /// to be bypassed as all memory operations by the same thread are</i></td></tr>
<tr><th id="934">934</th><td><i class="doc">  /// sequentially consistent, and no other thread can access scratch</i></td></tr>
<tr><th id="935">935</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="936">936</th><td><i class="doc"></i></td></tr>
<tr><th id="937">937</th><td><i class="doc">  /// Other address spaces do not hava a cache.</i></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>  <b>return</b> <a class="local col9 ref" href="#159Changed" title='Changed' data-ref="159Changed">Changed</a>;</td></tr>
<tr><th id="940">940</th><td>}</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx10CacheControl" title='(anonymous namespace)::SIGfx10CacheControl' data-ref="(anonymousnamespace)::SIGfx10CacheControl">SIGfx10CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119SIGfx10CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx10CacheControl::enableNonTemporal' data-type='bool (anonymous namespace)::SIGfx10CacheControl::enableNonTemporal(const MachineBasicBlock::iterator &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</dfn>(</td></tr>
<tr><th id="943">943</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='const MachineBasicBlock::iterator &amp;' data-ref="160MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="944">944</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayLoad() ^ MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;MI-&gt;mayLoad() ^ MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 944, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ^ <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="945">945</th><td>  <em>bool</em> <dfn class="local col1 decl" id="161Changed" title='Changed' data-type='bool' data-ref="161Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <a class="local col1 ref" href="#161Changed" title='Changed' data-ref="161Changed">Changed</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIGfx6CacheControl::enableSLCBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SIGfx6CacheControl12enableSLCBitERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableSLCBit</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI">MI</a>);</td></tr>
<tr><th id="948">948</th><td>  <i class="doc">/// TODO for store (non-rmw atomic) instructions also enableGLCBit(MI)</i></td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <b>return</b> <a class="local col1 ref" href="#161Changed" title='Changed' data-ref="161Changed">Changed</a>;</td></tr>
<tr><th id="951">951</th><td>}</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx10CacheControl" title='(anonymous namespace)::SIGfx10CacheControl' data-ref="(anonymousnamespace)::SIGfx10CacheControl">SIGfx10CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119SIGfx10CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SI7952980" title='(anonymous namespace)::SIGfx10CacheControl::insertCacheInvalidate' data-type='bool (anonymous namespace)::SIGfx10CacheControl::insertCacheInvalidate(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SI7952980">insertCacheInvalidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="162MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="162MI">MI</dfn>,</td></tr>
<tr><th id="954">954</th><td>                                                <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col3 decl" id="163Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="163Scope">Scope</dfn>,</td></tr>
<tr><th id="955">955</th><td>                                                <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col4 decl" id="164AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="164AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="956">956</th><td>                                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col5 decl" id="165Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="165Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="957">957</th><td>  <em>bool</em> <dfn class="local col6 decl" id="166Changed" title='Changed' data-type='bool' data-ref="166Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="167MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="167MBB">MBB</dfn> = *<a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="960">960</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="168DL" title='DL' data-type='llvm::DebugLoc' data-ref="168DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <b>if</b> (<a class="local col5 ref" href="#165Pos" title='Pos' data-ref="165Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="963">963</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <b>if</b> ((<a class="local col4 ref" href="#164AddrSpace" title='AddrSpace' data-ref="164AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="966">966</th><td>    <b>switch</b> (<a class="local col3 ref" href="#163Scope" title='Scope' data-ref="163Scope">Scope</a>) {</td></tr>
<tr><th id="967">967</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="968">968</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="969">969</th><td>      BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL0_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL0_INV</span>));</td></tr>
<tr><th id="970">970</th><td>      BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL1_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL1_INV</span>));</td></tr>
<tr><th id="971">971</th><td>      <a class="local col6 ref" href="#166Changed" title='Changed' data-ref="166Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="972">972</th><td>      <b>break</b>;</td></tr>
<tr><th id="973">973</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="974">974</th><td>      <i>// In WGP mode the waves of a work-group can be executing on either CU of</i></td></tr>
<tr><th id="975">975</th><td><i>      // the WGP. Therefore need to invalidate the L0 which is per CU. Otherwise</i></td></tr>
<tr><th id="976">976</th><td><i>      // in CU mode and all waves of a work-group are on the same CU, and so the</i></td></tr>
<tr><th id="977">977</th><td><i>      // L0 does not need to be invalidated.</i></td></tr>
<tr><th id="978">978</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIGfx10CacheControl::CuMode" title='(anonymous namespace)::SIGfx10CacheControl::CuMode' data-use='r' data-ref="(anonymousnamespace)::SIGfx10CacheControl::CuMode">CuMode</a>) {</td></tr>
<tr><th id="979">979</th><td>        BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL0_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL0_INV</span>));</td></tr>
<tr><th id="980">980</th><td>        <a class="local col6 ref" href="#166Changed" title='Changed' data-ref="166Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="981">981</th><td>      }</td></tr>
<tr><th id="982">982</th><td>      <b>break</b>;</td></tr>
<tr><th id="983">983</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="984">984</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="985">985</th><td>      <i>// No cache to invalidate.</i></td></tr>
<tr><th id="986">986</th><td>      <b>break</b>;</td></tr>
<tr><th id="987">987</th><td>    <b>default</b>:</td></tr>
<tr><th id="988">988</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 988)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="989">989</th><td>    }</td></tr>
<tr><th id="990">990</th><td>  }</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <i class="doc">/// The scratch address space does not need the global memory cache</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">  /// to be flushed as all memory operations by the same thread are</i></td></tr>
<tr><th id="994">994</th><td><i class="doc">  /// sequentially consistent, and no other thread can access scratch</i></td></tr>
<tr><th id="995">995</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="996">996</th><td><i class="doc"></i></td></tr>
<tr><th id="997">997</th><td><i class="doc">  /// Other address spaces do not hava a cache.</i></td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <b>if</b> (<a class="local col5 ref" href="#165Pos" title='Pos' data-ref="165Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="1000">1000</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <b>return</b> <a class="local col6 ref" href="#166Changed" title='Changed' data-ref="166Changed">Changed</a>;</td></tr>
<tr><th id="1003">1003</th><td>}</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIGfx10CacheControl" title='(anonymous namespace)::SIGfx10CacheControl' data-ref="(anonymousnamespace)::SIGfx10CacheControl">SIGfx10CacheControl</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119SIGfx10CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrS15224529" title='(anonymous namespace)::SIGfx10CacheControl::insertWait' data-type='bool (anonymous namespace)::SIGfx10CacheControl::insertWait(MachineBasicBlock::iterator &amp; MI, (anonymous namespace)::SIAtomicScope Scope, (anonymous namespace)::SIAtomicAddrSpace AddrSpace, (anonymous namespace)::SIMemOp Op, bool IsCrossAddrSpaceOrdering, (anonymous namespace)::Position Pos) const' data-ref="_ZNK12_GLOBAL__N_119SIGfx10CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrS15224529">insertWait</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="169MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="169MI">MI</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a> <dfn class="local col0 decl" id="170Scope" title='Scope' data-type='(anonymous namespace)::SIAtomicScope' data-ref="170Scope">Scope</dfn>,</td></tr>
<tr><th id="1007">1007</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a> <dfn class="local col1 decl" id="171AddrSpace" title='AddrSpace' data-type='(anonymous namespace)::SIAtomicAddrSpace' data-ref="171AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="1008">1008</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a> <dfn class="local col2 decl" id="172Op" title='Op' data-type='(anonymous namespace)::SIMemOp' data-ref="172Op">Op</dfn>,</td></tr>
<tr><th id="1009">1009</th><td>                                     <em>bool</em> <dfn class="local col3 decl" id="173IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-type='bool' data-ref="173IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a> <dfn class="local col4 decl" id="174Pos" title='Pos' data-type='(anonymous namespace)::Position' data-ref="174Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="1011">1011</th><td>  <em>bool</em> <dfn class="local col5 decl" id="175Changed" title='Changed' data-type='bool' data-ref="175Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="176MBB">MBB</dfn> = *<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1014">1014</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="177DL" title='DL' data-type='llvm::DebugLoc' data-ref="177DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <b>if</b> (<a class="local col4 ref" href="#174Pos" title='Pos' data-ref="174Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="1017">1017</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178VMCnt" title='VMCnt' data-type='bool' data-ref="178VMCnt">VMCnt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1020">1020</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179VSCnt" title='VSCnt' data-type='bool' data-ref="179VSCnt">VSCnt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1021">1021</th><td>  <em>bool</em> <dfn class="local col0 decl" id="180LGKMCnt" title='LGKMCnt' data-type='bool' data-ref="180LGKMCnt">LGKMCnt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> ((<a class="local col1 ref" href="#171AddrSpace" title='AddrSpace' data-ref="171AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL" title='(anonymous namespace)::SIAtomicAddrSpace::GLOBAL' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GLOBAL">GLOBAL</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="1024">1024</th><td>    <b>switch</b> (<a class="local col0 ref" href="#170Scope" title='Scope' data-ref="170Scope">Scope</a>) {</td></tr>
<tr><th id="1025">1025</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="1026">1026</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="1027">1027</th><td>      <b>if</b> ((<a class="local col2 ref" href="#172Op" title='Op' data-ref="172Op">Op</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a>) != <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::NONE" title='(anonymous namespace)::SIMemOp::NONE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::NONE">NONE</a>)</td></tr>
<tr><th id="1028">1028</th><td>        <a class="local col8 ref" href="#178VMCnt" title='VMCnt' data-ref="178VMCnt">VMCnt</a> |= <b>true</b>;</td></tr>
<tr><th id="1029">1029</th><td>      <b>if</b> ((<a class="local col2 ref" href="#172Op" title='Op' data-ref="172Op">Op</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>) != <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::NONE" title='(anonymous namespace)::SIMemOp::NONE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::NONE">NONE</a>)</td></tr>
<tr><th id="1030">1030</th><td>        <a class="local col9 ref" href="#179VSCnt" title='VSCnt' data-ref="179VSCnt">VSCnt</a> |= <b>true</b>;</td></tr>
<tr><th id="1031">1031</th><td>      <b>break</b>;</td></tr>
<tr><th id="1032">1032</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="1033">1033</th><td>      <i>// In WGP mode the waves of a work-group can be executing on either CU of</i></td></tr>
<tr><th id="1034">1034</th><td><i>      // the WGP. Therefore need to wait for operations to complete to ensure</i></td></tr>
<tr><th id="1035">1035</th><td><i>      // they are visible to waves in the other CU as the L0 is per CU.</i></td></tr>
<tr><th id="1036">1036</th><td><i>      // Otherwise in CU mode and all waves of a work-group are on the same CU</i></td></tr>
<tr><th id="1037">1037</th><td><i>      // which shares the same L0.</i></td></tr>
<tr><th id="1038">1038</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIGfx10CacheControl::CuMode" title='(anonymous namespace)::SIGfx10CacheControl::CuMode' data-use='r' data-ref="(anonymousnamespace)::SIGfx10CacheControl::CuMode">CuMode</a>) {</td></tr>
<tr><th id="1039">1039</th><td>        <b>if</b> ((<a class="local col2 ref" href="#172Op" title='Op' data-ref="172Op">Op</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a>) != <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::NONE" title='(anonymous namespace)::SIMemOp::NONE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::NONE">NONE</a>)</td></tr>
<tr><th id="1040">1040</th><td>          <a class="local col8 ref" href="#178VMCnt" title='VMCnt' data-ref="178VMCnt">VMCnt</a> |= <b>true</b>;</td></tr>
<tr><th id="1041">1041</th><td>        <b>if</b> ((<a class="local col2 ref" href="#172Op" title='Op' data-ref="172Op">Op</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>) != <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::NONE" title='(anonymous namespace)::SIMemOp::NONE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::NONE">NONE</a>)</td></tr>
<tr><th id="1042">1042</th><td>          <a class="local col9 ref" href="#179VSCnt" title='VSCnt' data-ref="179VSCnt">VSCnt</a> |= <b>true</b>;</td></tr>
<tr><th id="1043">1043</th><td>      }</td></tr>
<tr><th id="1044">1044</th><td>      <b>break</b>;</td></tr>
<tr><th id="1045">1045</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="1046">1046</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="1047">1047</th><td>      <i>// The L0 cache keeps all memory operations in order for</i></td></tr>
<tr><th id="1048">1048</th><td><i>      // work-items in the same wavefront.</i></td></tr>
<tr><th id="1049">1049</th><td>      <b>break</b>;</td></tr>
<tr><th id="1050">1050</th><td>    <b>default</b>:</td></tr>
<tr><th id="1051">1051</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1051)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="1052">1052</th><td>    }</td></tr>
<tr><th id="1053">1053</th><td>  }</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> ((<a class="local col1 ref" href="#171AddrSpace" title='AddrSpace' data-ref="171AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::LDS" title='(anonymous namespace)::SIAtomicAddrSpace::LDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::LDS">LDS</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="1056">1056</th><td>    <b>switch</b> (<a class="local col0 ref" href="#170Scope" title='Scope' data-ref="170Scope">Scope</a>) {</td></tr>
<tr><th id="1057">1057</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="1058">1058</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="1059">1059</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="1060">1060</th><td>      <i>// If no cross address space ordering then an LDS waitcnt is not</i></td></tr>
<tr><th id="1061">1061</th><td><i>      // needed as LDS operations for all waves are executed in a</i></td></tr>
<tr><th id="1062">1062</th><td><i>      // total global ordering as observed by all waves. Required if</i></td></tr>
<tr><th id="1063">1063</th><td><i>      // also synchronizing with global/GDS memory as LDS operations</i></td></tr>
<tr><th id="1064">1064</th><td><i>      // could be reordered with respect to later global/GDS memory</i></td></tr>
<tr><th id="1065">1065</th><td><i>      // operations of the same wave.</i></td></tr>
<tr><th id="1066">1066</th><td>      <a class="local col0 ref" href="#180LGKMCnt" title='LGKMCnt' data-ref="180LGKMCnt">LGKMCnt</a> |= <a class="local col3 ref" href="#173IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-ref="173IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</a>;</td></tr>
<tr><th id="1067">1067</th><td>      <b>break</b>;</td></tr>
<tr><th id="1068">1068</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="1069">1069</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="1070">1070</th><td>      <i>// The LDS keeps all memory operations in order for</i></td></tr>
<tr><th id="1071">1071</th><td><i>      // the same wavesfront.</i></td></tr>
<tr><th id="1072">1072</th><td>      <b>break</b>;</td></tr>
<tr><th id="1073">1073</th><td>    <b>default</b>:</td></tr>
<tr><th id="1074">1074</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1074)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="1075">1075</th><td>    }</td></tr>
<tr><th id="1076">1076</th><td>  }</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <b>if</b> ((<a class="local col1 ref" href="#171AddrSpace" title='AddrSpace' data-ref="171AddrSpace">AddrSpace</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::GDS" title='(anonymous namespace)::SIAtomicAddrSpace::GDS' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::GDS">GDS</a>) != <a class="tu type" href="#(anonymousnamespace)::SIAtomicAddrSpace" title='(anonymous namespace)::SIAtomicAddrSpace' data-ref="(anonymousnamespace)::SIAtomicAddrSpace">SIAtomicAddrSpace</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicAddrSpace::NONE" title='(anonymous namespace)::SIAtomicAddrSpace::NONE' data-use='r' data-ref="(anonymousnamespace)::SIAtomicAddrSpace::NONE">NONE</a>) {</td></tr>
<tr><th id="1079">1079</th><td>    <b>switch</b> (<a class="local col0 ref" href="#170Scope" title='Scope' data-ref="170Scope">Scope</a>) {</td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SYSTEM" title='(anonymous namespace)::SIAtomicScope::SYSTEM' data-ref="(anonymousnamespace)::SIAtomicScope::SYSTEM">SYSTEM</a>:</td></tr>
<tr><th id="1081">1081</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::AGENT" title='(anonymous namespace)::SIAtomicScope::AGENT' data-ref="(anonymousnamespace)::SIAtomicScope::AGENT">AGENT</a>:</td></tr>
<tr><th id="1082">1082</th><td>      <i>// If no cross address space ordering then an GDS waitcnt is not</i></td></tr>
<tr><th id="1083">1083</th><td><i>      // needed as GDS operations for all waves are executed in a</i></td></tr>
<tr><th id="1084">1084</th><td><i>      // total global ordering as observed by all waves. Required if</i></td></tr>
<tr><th id="1085">1085</th><td><i>      // also synchronizing with global/LDS memory as GDS operations</i></td></tr>
<tr><th id="1086">1086</th><td><i>      // could be reordered with respect to later global/LDS memory</i></td></tr>
<tr><th id="1087">1087</th><td><i>      // operations of the same wave.</i></td></tr>
<tr><th id="1088">1088</th><td>      <a class="local col0 ref" href="#180LGKMCnt" title='LGKMCnt' data-ref="180LGKMCnt">LGKMCnt</a> |= <a class="local col3 ref" href="#173IsCrossAddrSpaceOrdering" title='IsCrossAddrSpaceOrdering' data-ref="173IsCrossAddrSpaceOrdering">IsCrossAddrSpaceOrdering</a>;</td></tr>
<tr><th id="1089">1089</th><td>      <b>break</b>;</td></tr>
<tr><th id="1090">1090</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WORKGROUP" title='(anonymous namespace)::SIAtomicScope::WORKGROUP' data-ref="(anonymousnamespace)::SIAtomicScope::WORKGROUP">WORKGROUP</a>:</td></tr>
<tr><th id="1091">1091</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::WAVEFRONT" title='(anonymous namespace)::SIAtomicScope::WAVEFRONT' data-ref="(anonymousnamespace)::SIAtomicScope::WAVEFRONT">WAVEFRONT</a>:</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SIAtomicScope" title='(anonymous namespace)::SIAtomicScope' data-ref="(anonymousnamespace)::SIAtomicScope">SIAtomicScope</a>::<a class="tu enum" href="#(anonymousnamespace)::SIAtomicScope::SINGLETHREAD" title='(anonymous namespace)::SIAtomicScope::SINGLETHREAD' data-ref="(anonymousnamespace)::SIAtomicScope::SINGLETHREAD">SINGLETHREAD</a>:</td></tr>
<tr><th id="1093">1093</th><td>      <i>// The GDS keeps all memory operations in order for</i></td></tr>
<tr><th id="1094">1094</th><td><i>      // the same work-group.</i></td></tr>
<tr><th id="1095">1095</th><td>      <b>break</b>;</td></tr>
<tr><th id="1096">1096</th><td>    <b>default</b>:</td></tr>
<tr><th id="1097">1097</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported synchronization scope&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1097)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported synchronization scope"</q>);</td></tr>
<tr><th id="1098">1098</th><td>    }</td></tr>
<tr><th id="1099">1099</th><td>  }</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>  <b>if</b> (<a class="local col8 ref" href="#178VMCnt" title='VMCnt' data-ref="178VMCnt">VMCnt</a> || <a class="local col0 ref" href="#180LGKMCnt" title='LGKMCnt' data-ref="180LGKMCnt">LGKMCnt</a>) {</td></tr>
<tr><th id="1102">1102</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="181WaitCntImmediate" title='WaitCntImmediate' data-type='unsigned int' data-ref="181WaitCntImmediate">WaitCntImmediate</dfn> =</td></tr>
<tr><th id="1103">1103</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>,</td></tr>
<tr><th id="1104">1104</th><td>                            <a class="local col8 ref" href="#178VMCnt" title='VMCnt' data-ref="178VMCnt">VMCnt</a> ? <var>0</var> : <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>),</td></tr>
<tr><th id="1105">1105</th><td>                            <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>),</td></tr>
<tr><th id="1106">1106</th><td>                            <a class="local col0 ref" href="#180LGKMCnt" title='LGKMCnt' data-ref="180LGKMCnt">LGKMCnt</a> ? <var>0</var> : <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SICacheControl::IV" title='(anonymous namespace)::SICacheControl::IV' data-use='r' data-ref="(anonymousnamespace)::SICacheControl::IV">IV</a>));</td></tr>
<tr><th id="1107">1107</th><td>    BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>)).addImm(WaitCntImmediate);</td></tr>
<tr><th id="1108">1108</th><td>    <a class="local col5 ref" href="#175Changed" title='Changed' data-ref="175Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1109">1109</th><td>  }</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <b>if</b> (<a class="local col9 ref" href="#179VSCnt" title='VSCnt' data-ref="179VSCnt">VSCnt</a>) {</td></tr>
<tr><th id="1112">1112</th><td>    BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>))</td></tr>
<tr><th id="1113">1113</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>, RegState::Undef)</td></tr>
<tr><th id="1114">1114</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="1115">1115</th><td>    <a class="local col5 ref" href="#175Changed" title='Changed' data-ref="175Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1116">1116</th><td>  }</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <b>if</b> (<a class="local col4 ref" href="#174Pos" title='Pos' data-ref="174Pos">Pos</a> == <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>)</td></tr>
<tr><th id="1119">1119</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>;</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <b>return</b> <a class="local col5 ref" href="#175Changed" title='Changed' data-ref="175Changed">Changed</a>;</td></tr>
<tr><th id="1122">1122</th><td>}</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv" title='(anonymous namespace)::SIMemoryLegalizer::removeAtomicPseudoMIs' data-type='bool (anonymous namespace)::SIMemoryLegalizer::removeAtomicPseudoMIs()' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv">removeAtomicPseudoMIs</dfn>() {</td></tr>
<tr><th id="1125">1125</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs" title='(anonymous namespace)::SIMemoryLegalizer::AtomicPseudoMIs' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs">AtomicPseudoMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>())</td></tr>
<tr><th id="1126">1126</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &amp;' data-ref="182MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs" title='(anonymous namespace)::SIMemoryLegalizer::AtomicPseudoMIs' data-ref="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs">AtomicPseudoMIs</a>)</td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs" title='(anonymous namespace)::SIMemoryLegalizer::AtomicPseudoMIs' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs">AtomicPseudoMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5clearEv" title='std::__cxx11::list::clear' data-ref="_ZNSt7__cxx114list5clearEv">clear</a>();</td></tr>
<tr><th id="1132">1132</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1133">1133</th><td>}</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandLoad' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandLoad(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandLoad</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col3 decl" id="183MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="183MOI">MOI</dfn>,</td></tr>
<tr><th id="1136">1136</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="184MI">MI</dfn>) {</td></tr>
<tr><th id="1137">1137</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayLoad() &amp;&amp; !MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;MI-&gt;mayLoad() &amp;&amp; !MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1137, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <em>bool</em> <dfn class="local col5 decl" id="185Changed" title='Changed' data-type='bool' data-ref="185Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (<a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv" title='(anonymous namespace)::SIMemOpInfo::isAtomic' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="1142">1142</th><td>    <b>if</b> (<a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Monotonic" title='llvm::AtomicOrdering::Monotonic' data-ref="llvm::AtomicOrdering::Monotonic">Monotonic</a> ||</td></tr>
<tr><th id="1143">1143</th><td>        <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire">Acquire</a> ||</td></tr>
<tr><th id="1144">1144</th><td>        <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>) {</td></tr>
<tr><th id="1145">1145</th><td>      <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE" title='(anonymous namespace)::SICacheControl::enableLoadCacheBypass' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl21enableLoadCacheBypassERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE">enableLoadCacheBypass</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>, <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1146">1146</th><td>                                           <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>());</td></tr>
<tr><th id="1147">1147</th><td>    }</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>    <b>if</b> (<a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>)</td></tr>
<tr><th id="1150">1150</th><td>      <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</a>(<span class='refarg'><a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a></span>, <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1151">1151</th><td>                                <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1152">1152</th><td>                                <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>,</td></tr>
<tr><th id="1153">1153</th><td>                                <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</a>(),</td></tr>
<tr><th id="1154">1154</th><td>                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::BEFORE" title='(anonymous namespace)::Position::BEFORE' data-use='r' data-ref="(anonymousnamespace)::Position::BEFORE">BEFORE</a>);</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <b>if</b> (<a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire">Acquire</a> ||</td></tr>
<tr><th id="1157">1157</th><td>        <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>) {</td></tr>
<tr><th id="1158">1158</th><td>      <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</a>(<span class='refarg'><a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a></span>, <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1159">1159</th><td>                                <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo17getInstrAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getInstrAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo17getInstrAddrSpaceEv">getInstrAddrSpace</a>(),</td></tr>
<tr><th id="1160">1160</th><td>                                <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a>,</td></tr>
<tr><th id="1161">1161</th><td>                                <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</a>(),</td></tr>
<tr><th id="1162">1162</th><td>                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>);</td></tr>
<tr><th id="1163">1163</th><td>      <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942" title='(anonymous namespace)::SICacheControl::insertCacheInvalidate' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">insertCacheInvalidate</a>(<span class='refarg'><a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a></span>, <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1164">1164</th><td>                                           <a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1165">1165</th><td>                                           <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>);</td></tr>
<tr><th id="1166">1166</th><td>    }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a>;</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <i>// Atomic instructions do not have the nontemporal attribute.</i></td></tr>
<tr><th id="1172">1172</th><td>  <b>if</b> (<a class="local col3 ref" href="#183MOI" title='MOI' data-ref="183MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv" title='(anonymous namespace)::SIMemOpInfo::isNonTemporal' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv">isNonTemporal</a>()) {</td></tr>
<tr><th id="1173">1173</th><td>    <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SICacheControl::enableNonTemporal' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>);</td></tr>
<tr><th id="1174">1174</th><td>    <b>return</b> <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a>;</td></tr>
<tr><th id="1175">1175</th><td>  }</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <b>return</b> <a class="local col5 ref" href="#185Changed" title='Changed' data-ref="185Changed">Changed</a>;</td></tr>
<tr><th id="1178">1178</th><td>}</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandStore' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandStore(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandStore</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col6 decl" id="186MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="186MOI">MOI</dfn>,</td></tr>
<tr><th id="1181">1181</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="187MI">MI</dfn>) {</td></tr>
<tr><th id="1182">1182</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI-&gt;mayLoad() &amp;&amp; MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;!MI-&gt;mayLoad() &amp;&amp; MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1182, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <em>bool</em> <dfn class="local col8 decl" id="188Changed" title='Changed' data-type='bool' data-ref="188Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <b>if</b> (<a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv" title='(anonymous namespace)::SIMemOpInfo::isAtomic' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="1187">1187</th><td>    <b>if</b> (<a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Release" title='llvm::AtomicOrdering::Release' data-ref="llvm::AtomicOrdering::Release">Release</a> ||</td></tr>
<tr><th id="1188">1188</th><td>        <a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>)</td></tr>
<tr><th id="1189">1189</th><td>      <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</a>(<span class='refarg'><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a></span>, <a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1190">1190</th><td>                                <a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1191">1191</th><td>                                <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>,</td></tr>
<tr><th id="1192">1192</th><td>                                <a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</a>(),</td></tr>
<tr><th id="1193">1193</th><td>                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::BEFORE" title='(anonymous namespace)::Position::BEFORE' data-use='r' data-ref="(anonymousnamespace)::Position::BEFORE">BEFORE</a>);</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>    <b>return</b> <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a>;</td></tr>
<tr><th id="1196">1196</th><td>  }</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <i>// Atomic instructions do not have the nontemporal attribute.</i></td></tr>
<tr><th id="1199">1199</th><td>  <b>if</b> (<a class="local col6 ref" href="#186MOI" title='MOI' data-ref="186MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv" title='(anonymous namespace)::SIMemOpInfo::isNonTemporal' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo13isNonTemporalEv">isNonTemporal</a>()) {</td></tr>
<tr><th id="1200">1200</th><td>    <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SICacheControl::enableNonTemporal' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl17enableNonTemporalERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">enableNonTemporal</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>);</td></tr>
<tr><th id="1201">1201</th><td>    <b>return</b> <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a>;</td></tr>
<tr><th id="1202">1202</th><td>  }</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <b>return</b> <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a>;</td></tr>
<tr><th id="1205">1205</th><td>}</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandAtomicFence' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandAtomicFence(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandAtomicFence</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col9 decl" id="189MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="189MOI">MOI</dfn>,</td></tr>
<tr><th id="1208">1208</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="190MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="190MI">MI</dfn>) {</td></tr>
<tr><th id="1209">1209</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == AMDGPU::ATOMIC_FENCE) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == AMDGPU::ATOMIC_FENCE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1209, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class='error' title="no member named &apos;ATOMIC_FENCE&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::ISD::ATOMIC_FENCE&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_FENCE" title='llvm::ISD::NodeType::ATOMIC_FENCE' data-ref="llvm::ISD::NodeType::ATOMIC_FENCE">ATOMIC_FENCE</a>);</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs" title='(anonymous namespace)::SIMemoryLegalizer::AtomicPseudoMIs' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::AtomicPseudoMIs">AtomicPseudoMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list9push_backERKT_" title='std::__cxx11::list::push_back' data-ref="_ZNSt7__cxx114list9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a>);</td></tr>
<tr><th id="1212">1212</th><td>  <em>bool</em> <dfn class="local col1 decl" id="191Changed" title='Changed' data-type='bool' data-ref="191Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <b>if</b> (<a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv" title='(anonymous namespace)::SIMemOpInfo::isAtomic' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="1215">1215</th><td>    <b>if</b> (<a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire">Acquire</a> ||</td></tr>
<tr><th id="1216">1216</th><td>        <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Release" title='llvm::AtomicOrdering::Release' data-ref="llvm::AtomicOrdering::Release">Release</a> ||</td></tr>
<tr><th id="1217">1217</th><td>        <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::AcquireRelease" title='llvm::AtomicOrdering::AcquireRelease' data-ref="llvm::AtomicOrdering::AcquireRelease">AcquireRelease</a> ||</td></tr>
<tr><th id="1218">1218</th><td>        <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>)</td></tr>
<tr><th id="1219">1219</th><td>      <i class="doc">/// TODO: This relies on a barrier always generating a waitcnt</i></td></tr>
<tr><th id="1220">1220</th><td><i class="doc">      /// for LDS to ensure it is not reordered with the completion of</i></td></tr>
<tr><th id="1221">1221</th><td><i class="doc">      /// the proceeding LDS operations. If barrier had a memory</i></td></tr>
<tr><th id="1222">1222</th><td><i class="doc">      /// ordering and memory scope, then library does not need to</i></td></tr>
<tr><th id="1223">1223</th><td><i class="doc">      /// generate a fence. Could add support in this file for</i></td></tr>
<tr><th id="1224">1224</th><td><i class="doc">      /// barrier. SIInsertWaitcnt.cpp could then stop unconditionally</i></td></tr>
<tr><th id="1225">1225</th><td><i class="doc">      /// adding waitcnt before a S_BARRIER.</i></td></tr>
<tr><th id="1226">1226</th><td>      <a class="local col1 ref" href="#191Changed" title='Changed' data-ref="191Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a></span>, <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1227">1227</th><td>                                <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1228">1228</th><td>                                <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>,</td></tr>
<tr><th id="1229">1229</th><td>                                <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</a>(),</td></tr>
<tr><th id="1230">1230</th><td>                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::BEFORE" title='(anonymous namespace)::Position::BEFORE' data-use='r' data-ref="(anonymousnamespace)::Position::BEFORE">BEFORE</a>);</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>    <b>if</b> (<a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire">Acquire</a> ||</td></tr>
<tr><th id="1233">1233</th><td>        <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::AcquireRelease" title='llvm::AtomicOrdering::AcquireRelease' data-ref="llvm::AtomicOrdering::AcquireRelease">AcquireRelease</a> ||</td></tr>
<tr><th id="1234">1234</th><td>        <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>)</td></tr>
<tr><th id="1235">1235</th><td>      <a class="local col1 ref" href="#191Changed" title='Changed' data-ref="191Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942" title='(anonymous namespace)::SICacheControl::insertCacheInvalidate' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">insertCacheInvalidate</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a></span>, <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1236">1236</th><td>                                           <a class="local col9 ref" href="#189MOI" title='MOI' data-ref="189MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1237">1237</th><td>                                           <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::BEFORE" title='(anonymous namespace)::Position::BEFORE' data-use='r' data-ref="(anonymousnamespace)::Position::BEFORE">BEFORE</a>);</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>    <b>return</b> <a class="local col1 ref" href="#191Changed" title='Changed' data-ref="191Changed">Changed</a>;</td></tr>
<tr><th id="1240">1240</th><td>  }</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <b>return</b> <a class="local col1 ref" href="#191Changed" title='Changed' data-ref="191Changed">Changed</a>;</td></tr>
<tr><th id="1243">1243</th><td>}</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandAtomicCmpxchgOrRmw' data-type='bool (anonymous namespace)::SIMemoryLegalizer::expandAtomicCmpxchgOrRmw(const (anonymous namespace)::SIMemOpInfo &amp; MOI, MachineBasicBlock::iterator &amp; MI)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandAtomicCmpxchgOrRmw</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMemOpInfo" title='(anonymous namespace)::SIMemOpInfo' data-ref="(anonymousnamespace)::SIMemOpInfo">SIMemOpInfo</a> &amp;<dfn class="local col2 decl" id="192MOI" title='MOI' data-type='const (anonymous namespace)::SIMemOpInfo &amp;' data-ref="192MOI">MOI</dfn>,</td></tr>
<tr><th id="1246">1246</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="193MI">MI</dfn>) {</td></tr>
<tr><th id="1247">1247</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayLoad() &amp;&amp; MI-&gt;mayStore()) ? void (0) : __assert_fail (&quot;MI-&gt;mayLoad() &amp;&amp; MI-&gt;mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp&quot;, 1247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>  <em>bool</em> <dfn class="local col4 decl" id="194Changed" title='Changed' data-type='bool' data-ref="194Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <b>if</b> (<a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv" title='(anonymous namespace)::SIMemOpInfo::isAtomic' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="1252">1252</th><td>    <b>if</b> (<a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Release" title='llvm::AtomicOrdering::Release' data-ref="llvm::AtomicOrdering::Release">Release</a> ||</td></tr>
<tr><th id="1253">1253</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::AcquireRelease" title='llvm::AtomicOrdering::AcquireRelease' data-ref="llvm::AtomicOrdering::AcquireRelease">AcquireRelease</a> ||</td></tr>
<tr><th id="1254">1254</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a> ||</td></tr>
<tr><th id="1255">1255</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getFailureOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv">getFailureOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>)</td></tr>
<tr><th id="1256">1256</th><td>      <a class="local col4 ref" href="#194Changed" title='Changed' data-ref="194Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a></span>, <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1257">1257</th><td>                                <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1258">1258</th><td>                                <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a> <a class="tu ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-use='c' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>,</td></tr>
<tr><th id="1259">1259</th><td>                                <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</a>(),</td></tr>
<tr><th id="1260">1260</th><td>                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::BEFORE" title='(anonymous namespace)::Position::BEFORE' data-use='r' data-ref="(anonymousnamespace)::Position::BEFORE">BEFORE</a>);</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>    <b>if</b> (<a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire">Acquire</a> ||</td></tr>
<tr><th id="1263">1263</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::AcquireRelease" title='llvm::AtomicOrdering::AcquireRelease' data-ref="llvm::AtomicOrdering::AcquireRelease">AcquireRelease</a> ||</td></tr>
<tr><th id="1264">1264</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a> ||</td></tr>
<tr><th id="1265">1265</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getFailureOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv">getFailureOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire">Acquire</a> ||</td></tr>
<tr><th id="1266">1266</th><td>        <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getFailureOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo18getFailureOrderingEv">getFailureOrdering</a>() == <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::SequentiallyConsistent" title='llvm::AtomicOrdering::SequentiallyConsistent' data-ref="llvm::AtomicOrdering::SequentiallyConsistent">SequentiallyConsistent</a>) {</td></tr>
<tr><th id="1267">1267</th><td>      <a class="local col4 ref" href="#194Changed" title='Changed' data-ref="194Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063" title='(anonymous namespace)::SICacheControl::insertWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSpaceE7363063">insertWait</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a></span>, <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1268">1268</th><td>                                <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1269">1269</th><td>                                <a class="tu member" href="#_ZNK12_GLOBAL__N_117SIMemoryLegalizer11isAtomicRetERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIMemoryLegalizer::isAtomicRet' data-use='c' data-ref="_ZNK12_GLOBAL__N_117SIMemoryLegalizer11isAtomicRetERKN4llvm12MachineInstrE">isAtomicRet</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>) ? <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::LOAD" title='(anonymous namespace)::SIMemOp::LOAD' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::LOAD">LOAD</a> :</td></tr>
<tr><th id="1270">1270</th><td>                                                   <a class="tu type" href="#(anonymousnamespace)::SIMemOp" title='(anonymous namespace)::SIMemOp' data-ref="(anonymousnamespace)::SIMemOp">SIMemOp</a>::<a class="tu enum" href="#(anonymousnamespace)::SIMemOp::STORE" title='(anonymous namespace)::SIMemOp::STORE' data-use='r' data-ref="(anonymousnamespace)::SIMemOp::STORE">STORE</a>,</td></tr>
<tr><th id="1271">1271</th><td>                                <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv" title='(anonymous namespace)::SIMemOpInfo::getIsCrossAddressSpaceOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo30getIsCrossAddressSpaceOrderingEv">getIsCrossAddressSpaceOrdering</a>(),</td></tr>
<tr><th id="1272">1272</th><td>                                <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>);</td></tr>
<tr><th id="1273">1273</th><td>      <a class="local col4 ref" href="#194Changed" title='Changed' data-ref="194Changed">Changed</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='m' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942" title='(anonymous namespace)::SICacheControl::insertCacheInvalidate' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SICacheControl21insertCacheInvalidateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomi16397942">insertCacheInvalidate</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a></span>, <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv" title='(anonymous namespace)::SIMemOpInfo::getScope' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo8getScopeEv">getScope</a>(),</td></tr>
<tr><th id="1274">1274</th><td>                                           <a class="local col2 ref" href="#192MOI" title='MOI' data-ref="192MOI">MOI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv" title='(anonymous namespace)::SIMemOpInfo::getOrderingAddrSpace' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SIMemOpInfo20getOrderingAddrSpaceEv">getOrderingAddrSpace</a>(),</td></tr>
<tr><th id="1275">1275</th><td>                                           <a class="tu type" href="#(anonymousnamespace)::Position" title='(anonymous namespace)::Position' data-ref="(anonymousnamespace)::Position">Position</a>::<a class="tu enum" href="#(anonymousnamespace)::Position::AFTER" title='(anonymous namespace)::Position::AFTER' data-use='r' data-ref="(anonymousnamespace)::Position::AFTER">AFTER</a>);</td></tr>
<tr><th id="1276">1276</th><td>    }</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>    <b>return</b> <a class="local col4 ref" href="#194Changed" title='Changed' data-ref="194Changed">Changed</a>;</td></tr>
<tr><th id="1279">1279</th><td>  }</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>  <b>return</b> <a class="local col4 ref" href="#194Changed" title='Changed' data-ref="194Changed">Changed</a>;</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SIMemoryLegalizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIMemoryLegalizer::runOnMachineFunction' data-type='bool (anonymous namespace)::SIMemoryLegalizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="195MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="195MF">MF</dfn>) {</td></tr>
<tr><th id="1285">1285</th><td>  <em>bool</em> <dfn class="local col6 decl" id="196Changed" title='Changed' data-type='bool' data-ref="196Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIMemOpAccess" title='(anonymous namespace)::SIMemOpAccess' data-ref="(anonymousnamespace)::SIMemOpAccess">SIMemOpAccess</a> <dfn class="local col7 decl" id="197MOA" title='MOA' data-type='(anonymous namespace)::SIMemOpAccess' data-ref="197MOA">MOA</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIMemOpAccess::SIMemOpAccess' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIMemOpAccessC1ERN4llvm15MachineFunctionE">(</a><a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>);</td></tr>
<tr><th id="1288">1288</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIMemoryLegalizer::CC" title='(anonymous namespace)::SIMemoryLegalizer::CC' data-use='w' data-ref="(anonymousnamespace)::SIMemoryLegalizer::CC">CC</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <a class="tu type" href="#(anonymousnamespace)::SICacheControl" title='(anonymous namespace)::SICacheControl' data-ref="(anonymousnamespace)::SICacheControl">SICacheControl</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE" title='(anonymous namespace)::SICacheControl::create' data-use='c' data-ref="_ZN12_GLOBAL__N_114SICacheControl6createERKN4llvm12GCNSubtargetE">create</a>(<a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;());</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="198MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="198MBB">MBB</dfn> : <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>) {</td></tr>
<tr><th id="1291">1291</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="199MI" title='MI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="199MI">MI</dfn> = <a class="local col8 ref" href="#198MBB" title='MBB' data-ref="198MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#198MBB" title='MBB' data-ref="198MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a>) {</td></tr>
<tr><th id="1292">1292</th><td>      <b>if</b> (!(<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::maybeAtomic" title='llvm::SIInstrFlags::maybeAtomic' data-ref="llvm::SIInstrFlags::maybeAtomic">maybeAtomic</a>))</td></tr>
<tr><th id="1293">1293</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>      <b>if</b> (<em>const</em> <em>auto</em> &amp;<a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-use='c' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col0 decl" id="200MOI" title='MOI' data-type='const llvm::Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; &amp;' data-ref="200MOI"><a class="local col0 ref" href="#200MOI" title='MOI' data-ref="200MOI">MOI</a></dfn> = <a class="local col7 ref" href="#197MOA" title='MOA' data-ref="197MOA">MOA</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getLoadInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getLoadInfo</a>(<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a>))</td></tr>
<tr><th id="1296">1296</th><td>        <a class="local col6 ref" href="#196Changed" title='Changed' data-ref="196Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer10expandLoadERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandLoad</a>(<a class="local col0 ref" href="#200MOI" title='MOI' data-ref="200MOI">MOI</a>.<a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-use='c' data-ref="_ZNKR4llvm8Optional8getValueEv">getValue</a>(), <span class='refarg'><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a></span>);</td></tr>
<tr><th id="1297">1297</th><td>      <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> &amp;<a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-use='c' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col1 decl" id="201MOI" title='MOI' data-type='const llvm::Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; &amp;' data-ref="201MOI"><a class="local col1 ref" href="#201MOI" title='MOI' data-ref="201MOI">MOI</a></dfn> = <a class="local col7 ref" href="#197MOA" title='MOA' data-ref="197MOA">MOA</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getStoreInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getStoreInfo</a>(<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a>))</td></tr>
<tr><th id="1298">1298</th><td>        <a class="local col6 ref" href="#196Changed" title='Changed' data-ref="196Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandStore' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer11expandStoreERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandStore</a>(<a class="local col1 ref" href="#201MOI" title='MOI' data-ref="201MOI">MOI</a>.<a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-use='c' data-ref="_ZNKR4llvm8Optional8getValueEv">getValue</a>(), <span class='refarg'><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a></span>);</td></tr>
<tr><th id="1299">1299</th><td>      <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> &amp;<a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-use='c' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col2 decl" id="202MOI" title='MOI' data-type='const llvm::Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; &amp;' data-ref="202MOI"><a class="local col2 ref" href="#202MOI" title='MOI' data-ref="202MOI">MOI</a></dfn> = <a class="local col7 ref" href="#197MOA" title='MOA' data-ref="197MOA">MOA</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getAtomicFenceInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess18getAtomicFenceInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getAtomicFenceInfo</a>(<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a>))</td></tr>
<tr><th id="1300">1300</th><td>        <a class="local col6 ref" href="#196Changed" title='Changed' data-ref="196Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandAtomicFence' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer17expandAtomicFenceERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandAtomicFence</a>(<a class="local col2 ref" href="#202MOI" title='MOI' data-ref="202MOI">MOI</a>.<a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-use='c' data-ref="_ZNKR4llvm8Optional8getValueEv">getValue</a>(), <span class='refarg'><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a></span>);</td></tr>
<tr><th id="1301">1301</th><td>      <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> &amp;<a class="tu ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-use='c' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col3 decl" id="203MOI" title='MOI' data-type='const llvm::Optional&lt;(anonymous namespace)::SIMemOpInfo&gt; &amp;' data-ref="203MOI"><a class="local col3 ref" href="#203MOI" title='MOI' data-ref="203MOI">MOI</a></dfn> = <a class="local col7 ref" href="#197MOA" title='MOA' data-ref="197MOA">MOA</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemOpAccess::getAtomicCmpxchgOrRmwInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getAtomicCmpxchgOrRmwInfo</a>(<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a>))</td></tr>
<tr><th id="1302">1302</th><td>        <a class="local col6 ref" href="#196Changed" title='Changed' data-ref="196Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE" title='(anonymous namespace)::SIMemoryLegalizer::expandAtomicCmpxchgOrRmw' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer24expandAtomicCmpxchgOrRmwERKNS_11SIMemOpInfoERN4llvm26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEE">expandAtomicCmpxchgOrRmw</a>(<a class="local col3 ref" href="#203MOI" title='MOI' data-ref="203MOI">MOI</a>.<a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-use='c' data-ref="_ZNKR4llvm8Optional8getValueEv">getValue</a>(), <span class='refarg'><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a></span>);</td></tr>
<tr><th id="1303">1303</th><td>    }</td></tr>
<tr><th id="1304">1304</th><td>  }</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>  <a class="local col6 ref" href="#196Changed" title='Changed' data-ref="196Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv" title='(anonymous namespace)::SIMemoryLegalizer::removeAtomicPseudoMIs' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv">removeAtomicPseudoMIs</a>();</td></tr>
<tr><th id="1307">1307</th><td>  <b>return</b> <a class="local col6 ref" href="#196Changed" title='Changed' data-ref="196Changed">Changed</a>;</td></tr>
<tr><th id="1308">1308</th><td>}</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIMemoryLegalizerPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI Memory Legalizer&quot;, &quot;si-memory-legalizer&quot;, &amp;SIMemoryLegalizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIMemoryLegalizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIMemoryLegalizerPassFlag; void llvm::initializeSIMemoryLegalizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIMemoryLegalizerPassFlag, initializeSIMemoryLegalizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>, <a class="macro" href="#47" title="&quot;si-memory-legalizer&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="macro" href="#48" title="&quot;SI Memory Legalizer&quot;" data-ref="_M/PASS_NAME">PASS_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIMemoryLegalizer::ID" title='(anonymous namespace)::SIMemoryLegalizer::ID' data-type='char' data-ref="(anonymousnamespace)::SIMemoryLegalizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="1313">1313</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIMemoryLegalizerID" title='llvm::SIMemoryLegalizerID' data-ref="llvm::SIMemoryLegalizerID">SIMemoryLegalizerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a>::<a class="tu ref" href="#(anonymousnamespace)::SIMemoryLegalizer::ID" title='(anonymous namespace)::SIMemoryLegalizer::ID' data-ref="(anonymousnamespace)::SIMemoryLegalizer::ID">ID</a>;</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createSIMemoryLegalizerPassEv" title='llvm::createSIMemoryLegalizerPass' data-ref="_ZN4llvm27createSIMemoryLegalizerPassEv">createSIMemoryLegalizerPass</dfn>() {</td></tr>
<tr><th id="1316">1316</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIMemoryLegalizer" title='(anonymous namespace)::SIMemoryLegalizer' data-ref="(anonymousnamespace)::SIMemoryLegalizer">SIMemoryLegalizer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117SIMemoryLegalizerC1Ev" title='(anonymous namespace)::SIMemoryLegalizer::SIMemoryLegalizer' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIMemoryLegalizerC1Ev">(</a>);</td></tr>
<tr><th id="1317">1317</th><td>}</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
