{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704859617416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704859617416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 07:36:57 2024 " "Processing started: Wed Jan 10 07:36:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704859617416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859617416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit -c circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuit -c circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859617416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704859617636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704859617636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit " "Found entity 1: circuit" {  } { { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit " "Elaborating entity \"circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704859623607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllerq.v 1 1 " "Using design file controllerq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerQ " "Found entity 1: controllerQ" {  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerQ controllerQ:inst " "Elaborating entity \"controllerQ\" for hierarchy \"controllerQ:inst\"" {  } { { "circuit.bdf" "inst" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 160 424 608 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623623 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addci controllerq.v(11) " "Verilog HDL Always Construct warning at controllerq.v(11): variable \"addci\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1704859623624 "|circuit|controllerQ:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addci controllerq.v(4) " "Verilog HDL Always Construct warning at controllerq.v(4): inferring latch(es) for variable \"addci\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704859623624 "|circuit|controllerQ:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addci controllerq.v(4) " "Inferred latch for \"addci\" at controllerq.v(4)" {  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623624 "|circuit|controllerQ:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "datapathfinal.bdf 1 1 " "Using design file datapathfinal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapathfinal " "Found entity 1: datapathfinal" {  } { { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathfinal datapathfinal:inst2 " "Elaborating entity \"datapathfinal\" for hierarchy \"datapathfinal:inst2\"" {  } { { "circuit.bdf" "inst2" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.v 1 1 " "Using design file comparator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Asus/Desktop/CA6/comparator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapathfinal:inst2\|comparator:inst1 " "Elaborating entity \"comparator\" for hierarchy \"datapathfinal:inst2\|comparator:inst1\"" {  } { { "datapathfinal.bdf" "inst1" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 552 800 928 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparator.v" "LPM_COMPARE_component" { Text "C:/Users/Asus/Desktop/CA6/comparator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparator.v" "" { Text "C:/Users/Asus/Desktop/CA6/comparator.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623657 ""}  } { { "comparator.v" "" { Text "C:/Users/Asus/Desktop/CA6/comparator.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859623657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fug " "Found entity 1: cmpr_fug" {  } { { "db/cmpr_fug.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cmpr_fug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fug datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fug:auto_generated " "Elaborating entity \"cmpr_fug\" for hierarchy \"datapathfinal:inst2\|comparator:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fug:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerq.v 1 1 " "Using design file registerq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ " "Found entity 1: registerQ" {  } { { "registerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/registerq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerQ datapathfinal:inst2\|registerQ:treg " "Elaborating entity \"registerQ\" for hierarchy \"datapathfinal:inst2\|registerQ:treg\"" {  } { { "datapathfinal.bdf" "treg" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 608 1200 1392 752 "treg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.v 1 1 " "Using design file multiplier.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier datapathfinal:inst2\|multiplier:inst5 " "Elaborating entity \"multiplier\" for hierarchy \"datapathfinal:inst2\|multiplier:inst5\"" {  } { { "datapathfinal.bdf" "inst5" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "lpm_mult_component" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623718 ""}  } { { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859623718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijn " "Found entity 1: mult_ijn" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijn datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated " "Elaborating entity \"mult_ijn\" for hierarchy \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623752 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.v 1 1 " "Using design file multiplexer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplexer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer datapathfinal:inst2\|multiplexer:inst4 " "Elaborating entity \"multiplexer\" for hierarchy \"datapathfinal:inst2\|multiplexer:inst4\"" {  } { { "datapathfinal.bdf" "inst4" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 216 1152 1296 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component\"" {  } { { "multiplexer.v" "LPM_MUX_component" { Text "C:/Users/Asus/Desktop/CA6/multiplexer.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component\"" {  } { { "multiplexer.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplexer.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623770 ""}  } { { "multiplexer.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplexer.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859623770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"datapathfinal:inst2\|multiplexer:inst4\|lpm_mux:LPM_MUX_component\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "romq.v 1 1 " "Using design file romq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 romQ " "Found entity 1: romQ" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romQ datapathfinal:inst2\|romQ:inst2 " "Elaborating entity \"romQ\" for hierarchy \"datapathfinal:inst2\|romQ:inst2\"" {  } { { "datapathfinal.bdf" "inst2" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 176 904 1096 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623814 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "romq.v(4) " "Verilog HDL Case Statement warning at romq.v(4): incomplete case statement has no default case item" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp romq.v(3) " "Verilog HDL Always Construct warning at romq.v(3): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] romq.v(3) " "Inferred latch for \"temp\[0\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] romq.v(3) " "Inferred latch for \"temp\[1\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] romq.v(3) " "Inferred latch for \"temp\[2\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] romq.v(3) " "Inferred latch for \"temp\[3\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] romq.v(3) " "Inferred latch for \"temp\[4\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] romq.v(3) " "Inferred latch for \"temp\[5\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] romq.v(3) " "Inferred latch for \"temp\[6\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] romq.v(3) " "Inferred latch for \"temp\[7\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] romq.v(3) " "Inferred latch for \"temp\[8\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] romq.v(3) " "Inferred latch for \"temp\[9\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] romq.v(3) " "Inferred latch for \"temp\[10\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] romq.v(3) " "Inferred latch for \"temp\[11\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] romq.v(3) " "Inferred latch for \"temp\[12\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] romq.v(3) " "Inferred latch for \"temp\[13\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] romq.v(3) " "Inferred latch for \"temp\[14\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] romq.v(3) " "Inferred latch for \"temp\[15\]\" at romq.v(3)" {  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623815 "|circuit|datapathfinal:inst1|romQ:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Asus/Desktop/CA6/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapathfinal:inst2\|counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"datapathfinal:inst2\|counter:inst3\"" {  } { { "datapathfinal.bdf" "inst3" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 64 680 824 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Users/Asus/Desktop/CA6/counter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "C:/Users/Asus/Desktop/CA6/counter.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623838 ""}  } { { "counter.v" "" { Text "C:/Users/Asus/Desktop/CA6/counter.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859623838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1lk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1lk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1lk " "Found entity 1: cntr_1lk" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1lk datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated " "Elaborating entity \"cntr_1lk\" for hierarchy \"datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addsub.v 1 1 " "Using design file addsub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/Asus/Desktop/CA6/addsub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704859623879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub datapathfinal:inst2\|addsub:inst " "Elaborating entity \"addsub\" for hierarchy \"datapathfinal:inst2\|addsub:inst\"" {  } { { "datapathfinal.bdf" "inst" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 760 1464 1624 872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "LPM_ADD_SUB_component" { Text "C:/Users/Asus/Desktop/CA6/addsub.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "" { Text "C:/Users/Asus/Desktop/CA6/addsub.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859623898 ""}  } { { "addsub.v" "" { Text "C:/Users/Asus/Desktop/CA6/addsub.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859623898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6sg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6sg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6sg " "Found entity 1: add_sub_6sg" {  } { { "db/add_sub_6sg.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/add_sub_6sg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859623939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859623939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6sg datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_6sg:auto_generated " "Elaborating entity \"add_sub_6sg\" for hierarchy \"datapathfinal:inst2\|addsub:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_6sg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859623939 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1704859624219 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704859624219 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2 " "DSP block output node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624219 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_mult1 " "DSP block multiplier node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_mult1\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624219 ""}  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624219 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1704859624219 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704859624219 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1704859624219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859624251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624251 ""}  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859624251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859624284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859624284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859624323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859624323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859624343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704859624343 ""}  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704859624343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_out_kv82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704859624379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859624379 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624407 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704859624407 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704859624407 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"datapathfinal:inst2\|multiplier:inst5\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplier.v" "" { Text "C:/Users/Asus/Desktop/CA6/multiplier.v" 60 0 0 } } { "datapathfinal.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/datapathfinal.bdf" { { 464 1584 1768 560 "inst5" "" } } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 72 856 1112 328 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704859624409 "|circuit|datapathfinal:inst2|multiplier:inst5|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704859624409 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704859624409 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "396 " "Ignored 396 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1704859624463 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "380 " "Ignored 380 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704859624463 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704859624463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerQ:inst\|addci " "Latch controllerQ:inst\|addci has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controllerQ:inst\|ps.mult1 " "Ports D and ENA on the latch are fed by the same signal controllerQ:inst\|ps.mult1" {  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[0\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[1\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[2\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[3\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[4\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[5\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624465 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[7\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[3\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624466 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapathfinal:inst2\|romQ:inst2\|temp\[6\] " "Latch datapathfinal:inst2\|romQ:inst2\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "Ports D and ENA on the latch are fed by the same signal datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704859624466 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704859624466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704859624686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704859625035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704859625218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704859625218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704859625269 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704859625269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "430 " "Implemented 430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704859625269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704859625269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704859625306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 07:37:05 2024 " "Processing ended: Wed Jan 10 07:37:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704859625306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704859625306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704859625306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704859625306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704859626424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704859626425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 07:37:06 2024 " "Processing started: Wed Jan 10 07:37:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704859626425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704859626425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off circuit -c circuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off circuit -c circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704859626425 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704859626476 ""}
{ "Info" "0" "" "Project  = circuit" {  } {  } 0 0 "Project  = circuit" 0 0 "Fitter" 0 0 1704859626476 ""}
{ "Info" "0" "" "Revision = circuit" {  } {  } 0 0 "Revision = circuit" 0 0 "Fitter" 0 0 1704859626477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704859626551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704859626551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "circuit EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"circuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704859626558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704859626588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704859626588 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704859626676 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704859626680 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704859626737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704859626737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704859626737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704859626737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704859626737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704859626737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704859626737 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704859626739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704859626739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704859626739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704859626739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704859626739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704859626739 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704859626740 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704859626911 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1704859627107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuit.sdc " "Synopsys Design Constraints File file not found: 'circuit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704859627108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704859627108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704859627112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704859627113 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704859627113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704859627152 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[3\] " "Destination node datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_1lk.tdf" "" { Text "C:/Users/Asus/Desktop/CA6/db/cntr_1lk.tdf" 55 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704859627152 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerQ:inst\|ps.mult1 " "Destination node controllerQ:inst\|ps.mult1" {  } { { "controllerq.v" "" { Text "C:/Users/Asus/Desktop/CA6/controllerq.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704859627152 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704859627152 ""}  } { { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 88 232 400 104 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704859627152 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapathfinal:inst2\|romQ:inst2\|Mux7~0  " "Automatically promoted node datapathfinal:inst2\|romQ:inst2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704859627152 ""}  } { { "romq.v" "" { Text "C:/Users/Asus/Desktop/CA6/romq.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704859627152 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704859627153 ""}  } { { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 144 72 240 160 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704859627153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704859627407 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704859627408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704859627408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704859627408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704859627409 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704859627409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704859627435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704859627435 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704859627435 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 33 17 0 " "Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 33 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1704859627437 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1704859627437 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704859627437 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704859627437 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1704859627437 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704859627437 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704859627475 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704859627481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704859627977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704859628080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704859628095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704859630347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704859630347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704859630624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y10 X21_Y20 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20" {  } { { "loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} { { 12 { 0 ""} 11 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704859631432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704859631432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704859632588 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704859632588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704859632592 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704859632778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704859632792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704859632978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704859632978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704859633350 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704859633743 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 2.5 V J7 " "Pin clock uses I/O standard 2.5 V at J7" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { clock } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 88 232 400 104 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704859633921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V J6 " "Pin reset uses I/O standard 2.5 V at J6" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { reset } } } { "circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA6/circuit.bdf" { { 144 72 240 160 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Desktop/CA6/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704859633921 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1704859633921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Asus/Desktop/CA6/output_files/circuit.fit.smsg " "Generated suppressed messages file C:/Users/Asus/Desktop/CA6/output_files/circuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704859633977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5591 " "Peak virtual memory: 5591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704859634433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 07:37:14 2024 " "Processing ended: Wed Jan 10 07:37:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704859634433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704859634433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704859634433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704859634433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704859635505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704859635505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 07:37:15 2024 " "Processing started: Wed Jan 10 07:37:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704859635505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704859635505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off circuit -c circuit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off circuit -c circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704859635505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704859635694 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704859636006 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704859636025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704859636182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 07:37:16 2024 " "Processing ended: Wed Jan 10 07:37:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704859636182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704859636182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704859636182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704859636182 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704859636820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704859637303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704859637304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 07:37:17 2024 " "Processing started: Wed Jan 10 07:37:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704859637304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704859637304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta circuit -c circuit " "Command: quartus_sta circuit -c circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704859637304 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704859637373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704859637475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704859637475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859637526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859637526 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1704859637639 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuit.sdc " "Synopsys Design Constraints File file not found: 'circuit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704859637657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859637658 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704859637659 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " "create_clock -period 1.000 -name datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704859637659 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerQ:inst\|ps.init controllerQ:inst\|ps.init " "create_clock -period 1.000 -name controllerQ:inst\|ps.init controllerQ:inst\|ps.init" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704859637659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704859637659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704859637661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704859637662 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704859637662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1704859637671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704859637722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704859637722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.232 " "Worst-case setup slack is -9.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.232            -227.009 clock  " "   -9.232            -227.009 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.590              -3.590 controllerQ:inst\|ps.init  " "   -3.590              -3.590 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199             -16.124 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "   -2.199             -16.124 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859637738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clock  " "    0.424               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "    0.583               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 controllerQ:inst\|ps.init  " "    0.832               0.000 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859637744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704859637759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704859637765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.277 clock  " "   -3.000            -116.277 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 controllerQ:inst\|ps.init  " "    0.393               0.000 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "    0.420               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859637778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859637778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704859637893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704859637914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704859638153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704859638226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704859638235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704859638235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.767 " "Worst-case setup slack is -7.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.767            -191.552 clock  " "   -7.767            -191.552 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122              -3.122 controllerQ:inst\|ps.init  " "   -3.122              -3.122 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796             -13.140 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "   -1.796             -13.140 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859638252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock  " "    0.342               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "    0.527               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 controllerQ:inst\|ps.init  " "    0.713               0.000 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859638257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704859638270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704859638283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.500 clock  " "   -3.000             -94.500 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "    0.358               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 controllerQ:inst\|ps.init  " "    0.446               0.000 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859638290 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704859638474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704859638714 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704859638717 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704859638717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.690 " "Worst-case setup slack is -3.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.690             -75.807 clock  " "   -3.690             -75.807 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464              -1.464 controllerQ:inst\|ps.init  " "   -1.464              -1.464 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -4.890 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "   -0.699              -4.890 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859638723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "    0.271               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 controllerQ:inst\|ps.init  " "    0.364               0.000 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859638739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704859638750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704859638781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.639 clock  " "   -3.000             -65.639 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\]  " "    0.399               0.000 datapathfinal:inst2\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1lk:auto_generated\|counter_reg_bit\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 controllerQ:inst\|ps.init  " "    0.435               0.000 controllerQ:inst\|ps.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704859638787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704859638787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704859639490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704859639491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704859639629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 07:37:19 2024 " "Processing ended: Wed Jan 10 07:37:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704859639629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704859639629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704859639629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704859639629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704859640639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704859640639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 07:37:20 2024 " "Processing started: Wed Jan 10 07:37:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704859640639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704859640639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off circuit -c circuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off circuit -c circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704859640639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704859640958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_7_1200mv_125c_slow.vo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_7_1200mv_125c_slow.vo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_7_1200mv_-40c_slow.vo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_7_1200mv_-40c_slow.vo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_min_1200mv_-40c_fast.vo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_min_1200mv_-40c_fast.vo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit.vo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit.vo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_7_1200mv_125c_v_slow.sdo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_7_1200mv_-40c_v_slow.sdo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_min_1200mv_-40c_v_fast.sdo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuit_v.sdo C:/Users/Asus/Desktop/CA6/simulation/modelsim/ simulation " "Generated file circuit_v.sdo in folder \"C:/Users/Asus/Desktop/CA6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704859641605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704859641659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 07:37:21 2024 " "Processing ended: Wed Jan 10 07:37:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704859641659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704859641659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704859641659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704859641659 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704859642306 ""}
