Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Oct  4 21:44:44 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 5.685ns (49.633%)  route 5.769ns (50.367%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.600     5.239    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.355     5.594 r  design_1_i/decoder_0/inst/CG__0/O
                         net (fo=1, routed)           2.127     7.721    CG_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.733    11.454 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    11.454    CG
    H18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 5.519ns (48.709%)  route 5.811ns (51.291%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.071     4.710    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.326     5.036 r  design_1_i/decoder_0/inst/CE__0/O
                         net (fo=1, routed)           2.698     7.734    CE_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.330 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.330    CE
    M17                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.303ns  (logic 5.672ns (50.182%)  route 5.631ns (49.818%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.572     5.211    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.354     5.565 r  design_1_i/decoder_0/inst/CD__0/O
                         net (fo=1, routed)           2.016     7.582    CD_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.721    11.303 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.303    CD
    J15                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 5.456ns (48.794%)  route 5.726ns (51.206%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 f  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.572     5.211    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.326     5.537 r  design_1_i/decoder_0/inst/CC__0/O
                         net (fo=1, routed)           2.112     7.649    CC_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    11.183 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    11.183    CC
    J18                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.137ns  (logic 5.714ns (51.305%)  route 5.423ns (48.695%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.573     5.212    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.354     5.566 r  design_1_i/decoder_0/inst/CA__0/O
                         net (fo=1, routed)           1.808     7.374    CA_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.763    11.137 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    11.137    CA
    K14                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 5.444ns (49.710%)  route 5.508ns (50.290%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.600     5.239    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.326     5.565 r  design_1_i/decoder_0/inst/CF__0/O
                         net (fo=1, routed)           1.865     7.431    CF_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521    10.952 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    10.952    CF
    J16                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 5.438ns (49.816%)  route 5.479ns (50.184%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw0[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.042     3.489    design_1_i/mux_0/inst/I0[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.639 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           1.573     5.212    design_1_i/decoder_0/inst/B[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.326     5.538 r  design_1_i/decoder_0/inst/CB__0/O
                         net (fo=1, routed)           1.863     7.401    CB_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.516    10.917 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    10.917    CB
    H15                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 4.093ns (61.875%)  route 2.522ns (38.125%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[27]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/counter_0/inst/counter_reg[27]/Q
                         net (fo=7, routed)           0.857     1.313    design_1_i/inverter_0/IN_inverter
    SLICE_X42Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.437 r  design_1_i/inverter_0/OUT_inverter_INST_0/O
                         net (fo=1, routed)           1.666     3.102    AN1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.513     6.616 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     6.616    AN1
    H17                                                               r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.999ns (68.374%)  route 1.850ns (31.626%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[27]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/counter_reg[27]/Q
                         net (fo=7, routed)           1.850     2.306    AN0_OBUF
    K19                  OBUF (Prop_obuf_I_O)         3.543     5.849 r  AN0_OBUF_inst/O
                         net (fo=0)                   0.000     5.849    AN0
    K19                                                               r  AN0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.523ns  (logic 2.034ns (80.602%)  route 0.489ns (19.398%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[3]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.480     0.936    design_1_i/counter_0/inst/counter_reg_n_0_[3]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  design_1_i/counter_0/inst/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    design_1_i/counter_0/inst/counter_reg[2]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  design_1_i/counter_0/inst/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    design_1_i/counter_0/inst/counter_reg[6]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  design_1_i/counter_0/inst/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.847    design_1_i/counter_0/inst/counter_reg[10]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.961 r  design_1_i/counter_0/inst/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    design_1_i/counter_0/inst/counter_reg[14]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.075 r  design_1_i/counter_0/inst/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    design_1_i/counter_0/inst/counter_reg[18]_i_1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 r  design_1_i/counter_0/inst/counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.189    design_1_i/counter_0/inst/counter_reg[22]_i_1_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.523 r  design_1_i/counter_0/inst/counter_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.523    design_1_i/counter_0/inst/counter_reg[27]_i_1_n_6
    SLICE_X43Y78         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[13]/C
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[13]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[10]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[17]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[17]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[17]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[14]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[21]/C
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[21]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[21]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[18]_i_1_n_4
    SLICE_X43Y76         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[25]/C
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[25]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[25]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[22]_i_1_n_4
    SLICE_X43Y77         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[9]/C
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[9]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[9]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[6]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[10]/C
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[10]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[10]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[10]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[14]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[14]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[14]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[14]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[18]/C
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[18]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[18]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[18]_i_1_n_7
    SLICE_X43Y76         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[22]/C
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[22]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[22]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[22]_i_1_n_7
    SLICE_X43Y77         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[26]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[26]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[26]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[27]_i_1_n_7
    SLICE_X43Y78         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------





