0.7
2020.2
May  7 2023
15:24:31
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/AESL_axi_s_in_r.v,1689288966,systemVerilog,,,,AESL_axi_s_in_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/AESL_axi_s_out_r.v,1689288966,systemVerilog,,,,AESL_axi_s_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/AESL_fifo.v,1689288966,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/csv_file_dump.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/dataflow_monitor.sv,1689288966,systemVerilog,E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_fifo_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_process_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/nodf_module_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/upc_loop_interface.svh,,E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/dump_file_agent.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/csv_file_dump.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/sample_agent.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/loop_sample_agent.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/sample_manager.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/nodf_module_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/nodf_module_monitor.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_fifo_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_fifo_monitor.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_process_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_process_monitor.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/upc_loop_interface.svh;E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_fifo_interface.svh,1689288966,verilog,,,,df_fifo_intf,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_fifo_monitor.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_process_interface.svh,1689288966,verilog,,,,df_process_intf,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/df_process_monitor.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/dump_file_agent.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/fifo_para.vh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/loop_sample_agent.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast.autotb.v,1689288966,systemVerilog,,,E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/fifo_para.vh,apatb_make_go_fast_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast.v,1689288901,systemVerilog,,,,make_go_fast,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_KPN.v,1689288901,systemVerilog,,,,make_go_fast_KPN,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_flow_control_loop_pipe.v,1689288902,systemVerilog,,,,make_go_fast_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_merge_8I1O_w8_d0.v,1689288901,systemVerilog,,,,make_go_fast_merge_8I1O_w8_d0;make_go_fast_merge_8I1O_w8_d0_arbiter;make_go_fast_merge_8I1O_w8_d0_channel;make_go_fast_merge_8I1O_w8_d0_fifo;make_go_fast_merge_8I1O_w8_d0_ram;make_go_fast_merge_8I1O_w8_d0_regslice;make_go_fast_merge_8I1O_w8_d0_srl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_read_in.v,1689288899,systemVerilog,,,,make_go_fast_read_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_regslice_both.v,1689288902,systemVerilog,,,,make_go_fast_regslice_both;make_go_fast_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_split_1I8O_w8_d0.v,1689288901,systemVerilog,,,,make_go_fast_split_1I8O_w8_d0;make_go_fast_split_1I8O_w8_d0_arbiter;make_go_fast_split_1I8O_w8_d0_channel;make_go_fast_split_1I8O_w8_d0_fifo;make_go_fast_split_1I8O_w8_d0_ram;make_go_fast_split_1I8O_w8_d0_regslice;make_go_fast_split_1I8O_w8_d0_srl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker.v,1689288901,systemVerilog,,,,make_go_fast_worker,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_1.v,1689288900,systemVerilog,,,,make_go_fast_worker_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_2.v,1689288900,systemVerilog,,,,make_go_fast_worker_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_3.v,1689288900,systemVerilog,,,,make_go_fast_worker_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_4.v,1689288900,systemVerilog,,,,make_go_fast_worker_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_5.v,1689288900,systemVerilog,,,,make_go_fast_worker_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_6.v,1689288900,systemVerilog,,,,make_go_fast_worker_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_worker_7.v,1689288901,systemVerilog,,,,make_go_fast_worker_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/make_go_fast_write_out.v,1689288901,systemVerilog,,,,make_go_fast_write_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/nodf_module_interface.svh,1689288966,verilog,,,,nodf_module_intf,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/nodf_module_monitor.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/sample_agent.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/sample_manager.svh,1689288966,verilog,,,,,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/upc_loop_interface.svh,1689288966,verilog,,,,upc_loop_intf,,,,,,,,
E:/estimation_accel/hls/Byte_Count_Really_Good_This_Time/solution1/sim/verilog/upc_loop_monitor.svh,1689288966,verilog,,,,,,,,,,,,
