/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 * Copyright (C) 2016 Beck IPC GmbH
 * Copyright (C) 2017 Kernel Concepts GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/pwm/pwm.h>

/ {
    memory {
        reg = <0x80000000 0x8000000>;
    };

    regulators {
        compatible = "simple-bus";
        #address-cells = <1>;
        #size-cells = <0>;

        reg_sd1_vmmc: regulator@1 {
            compatible = "regulator-fixed";
            regulator-name = "VSD_3V3";
            regulator-min-microvolt = <3300000>;
            regulator-max-microvolt = <3300000>;
            gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
            enable-active-high;
        };

        reg_vref_3v3: regulator@2 {
            compatible = "regulator-fixed";
            regulator-name = "vref-3v3";
            regulator-min-microvolt = <3300000>;
            regulator-max-microvolt = <3300000>;
        };

        reg_vref_5v: regulator@3 {
            compatible = "regulator-fixed";
            regulator-name = "vref-5v";
            regulator-min-microvolt = <5000000>;
            regulator-max-microvolt = <5000000>;
        };
    };
};

&cpu0 {
    arm-supply = <&reg_arm>;
    soc-supply = <&reg_soc>;
};

&clks {
    assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
    assigned-clock-rates = <786432000>;
};

&wdog1 {
    fsl,ext-reset-output = <1>;
};

&ecspi1 {
    fsl,spi-num-chipselects = <1>;
    cs-gpios = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ecspi1>;
    status = "okay";

    spidev0: spidev@0 {
        compatible = "spidev";
        reg = <0>;
        spi-max-frequency = <60000000>;
    };
};

&ecspi2 {
    fsl,spi-num-chipselects = <1>;
    cs-gpios = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ecspi2>;
    status = "disabled";

    spidev1: spidev@1 {
        compatible = "spidev";
        spi-max-frequency = <0>;
        reg = <0>;
    };
};

&ecspi3 {
    fsl,spi-num-chipselects = <1>;
    cs-gpios = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ecspi3>;
    status = "disabled";

    spidev2: spidev@2 {
                compatible = "spidev";
                spi-max-frequency = <0>;
                reg = <0>;
            };
};

&ecspi4 {
    fsl,spi-num-chipselects = <1>;
    cs-gpios = <&gpio4 9 GPIO_ACTIVE_HIGH>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ecspi4>;
    status = "okay";

    fram0: fram@0 {
        compatible = "atmel,at25", "cypress,fm25cl64b";
        spi-max-frequency = <20000000>;
        reg = <0>;
        pagesize = <8192>;
        size = <8192>;
        address-width = <16>;
    };
};

&can1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_flexcan1>;
    xceiver-supply = <&reg_vref_3v3>;
    status = "okay";
};

&can2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_flexcan2>;
    xceiver-supply = <&reg_vref_3v3>;
    status = "disabled";
};

&gpc {
    fsl,cpu_pupscr_sw2iso = <0x1>;
    fsl,cpu_pupscr_sw = <0x0>;
    fsl,cpu_pdnscr_iso2sw = <0x1>;
    fsl,cpu_pdnscr_iso = <0x1>;
    fsl,wdog-reset = <1>; /* watchdog select of reset source */
    fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&pwm1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm1>;
    bus-no = <0>;
    status = "okay";
};

&pwm5 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm5>;
    bus-no = <4>;
    status = "disabled";
};

&pwm7 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm7>;
    bus-no = <6>;
    status = "disabled";
};

&pwm8 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm8>;
    bus-no = <7>;
    status = "disabled";
};

&adc1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_adc1>;
    vref-supply = <&reg_vref_3v3>;
    num-channels = <10>;
    status = "okay";
};

&uart1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1>;
    fsl,uart-has-rtscts;
    status = "okay";
};

&uart2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart2>;
    status = "disabled";
};

&uart3 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart3>;
    fsl,uart-has-rtscts;
    status = "disabled";
};

&uart4 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart4>;
    status = "disabled";
};

&uart5 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart5>;
    fsl,uart-has-rtscts;
    status = "disabled";
};

&uart6 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart6>;
    fsl,uart-has-rtscts;
    status = "disabled";
};

&usbotg1 {
    vbus-supply = <&reg_vref_5v>;
    dr_mode = "otg";
    srp-disable;
    hnp-disable;
    adp-disable;
    disable-over-current;
    status = "okay";
};

&usbotg2 {
    vbus-supply = <&reg_vref_5v>;
    dr_mode = "host";
    disable-over-current;
    status = "okay";
};

&usdhc1 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc1_default>;
    pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
    cd-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
    wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
    keep-power-in-suspend;
    wakeup-source;
    vmmc-supply = <&reg_sd1_vmmc>;
    no-1-8-v;
    status = "okay";
};

&usdhc2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usdhc2_default>;
    no-1-8-v;
    non-removable;
    keep-power-in-suspend;
    wakeup-source;
    status = "disabled";
};

&i2c1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c1>;
    sda-gpios = <&gpio4 17 GPIO_ACTIVE_HIGH>;
    scl-gpios = <&gpio4 18 GPIO_ACTIVE_HIGH>;
    status = "disabled";
};

&i2c2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c2>;
    sda-gpios = <&gpio4 19 GPIO_ACTIVE_HIGH>;
    scl-gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>;
    status = "disabled";
};

&i2c4 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c4>;
    sda-gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
    scl-gpios = <&gpio1 20 GPIO_ACTIVE_HIGH>;
    status = "disabled";
};

&qspi {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_qspi>;
    status = "okay";
    ddrsmp=<0>;

    flash0: n25q512ax3@0 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "micron,n25q512ax3";
        spi-max-frequency = <29000000>;
        spi-nor,ddr-quad-read-dummy = <6>;
        reg = <0>;
    };
};

&iomuxc {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_hog>;

    pinctrl_hog: hoggrp {
        fsl,pins = <
            MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08      0x130a0 /* PFAIL_IN */
            MX6UL_PAD_GPIO1_IO09__WDOG1_WDOG_ANY    0x008b0 /* Watchdog Reset */
        >;
    };

    /* ETH0 */
    pinctrl_enet1: enet1grp {
        fsl,pins = <
            MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN      0x1b0b0
            MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER      0x1b0b0
            MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
            MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
            MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN      0x1b0b0
            MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
            MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
            MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
        >;
    };

    /* ETH1 */
    pinctrl_enet2: enet2grp {
        fsl,pins = <
            MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
            MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
            MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
            MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
            MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
            MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
            MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
            MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
            MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
            MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
        >;
    };

    /* SPI1 */
    pinctrl_ecspi1: ecspi1grp {
        fsl,pins = <
            MX6UL_PAD_CSI_DATA07__ECSPI1_MISO    0x1b020
            MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI    0x1b020
            MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK    0x1b020
        >;
    };

    /* SPI2 */
    pinctrl_ecspi2: ecspi2grp {
        fsl,pins = <
            MX6UL_PAD_CSI_DATA03__ECSPI2_MISO    0x1b020
            MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI    0x1b020
            MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK    0x1b020
        >;
    };

    /* SPI3 */
    pinctrl_ecspi3: ecspi3grp {
        fsl,pins = <
            MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO   0x1b020
            MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI   0x1b020
            MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK 0x1b020
        >;
    };

    /* SPI4 */
    pinctrl_ecspi4: ecspi4grp {
        fsl,pins = <
            MX6UL_PAD_NAND_DATA06__ECSPI4_MISO   0x1b020
            MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI   0x1b020
            MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK   0x1b020
            MX6UL_PAD_NAND_DATA07__GPIO4_IO09    0x1b020
        >;
    };

    /* CAN1 */
    pinctrl_flexcan1: flexcan1grp {
        fsl,pins = <
            MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX   0x1b020
            MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX   0x1b020
        >;
    };

    /* CAN2 */
    pinctrl_flexcan2: flexcan2grp {
        fsl,pins = <
            MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX   0x1b020
            MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX   0x1b020
        >;
    };

    /* PWM1 */
    pinctrl_pwm1_default: pwm1grp_default {
        fsl,pins = <>;
    };

    pinctrl_pwm1: pwm1grp {
        fsl,pins = <
            MX6UL_PAD_GPIO1_IO08__PWM1_OUT       0x110b0
        >;
    };

    /* PWM5 */
    pinctrl_pwm5: pwm5grp {
        fsl,pins = <
            MX6UL_PAD_LCD_DATA18__PWM5_OUT       0x110b0
        >;
    };

    /* PWM7 */
    pinctrl_pwm7: pwm7grp {
        fsl,pins = <
            MX6UL_PAD_CSI_VSYNC__PWM7_OUT        0x110b0
        >;
    };

    /* PWM8 */
    pinctrl_pwm8: pwm8grp {
        fsl,pins = <
            MX6UL_PAD_CSI_HSYNC__PWM8_OUT        0x110b0
        >;
    };

    /* ADC1: AIN3 */
    pinctrl_adc1: adc1grp {
        fsl,pins = <
            MX6UL_PAD_GPIO1_IO03__GPIO1_IO03     0xb0
        >;
    };

    /* UART1 */
    pinctrl_uart1: uart1grp {
        fsl,pins = <
            MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1
            MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
            MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS    0x1b0b1
            MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS    0x1b0b1
        >;
    };

    /* UART2 */
    pinctrl_uart2: uart2grp {
        fsl,pins = <
            MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b1
            MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b1
        >;
    };

    /* UART3 */
    pinctrl_uart3: uart3grp {
        fsl,pins = <
            MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
            MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1
            MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS    0x1b0b1
            MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS    0x1b0b1
        >;
    };

    /* UART4 */
    pinctrl_uart4: uart4grp {
        fsl,pins = <
            MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b1
            MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b1
        >;
    };

    /* UART5 */
    pinctrl_uart5: uart5grp {
        fsl,pins = <
            MX6UL_PAD_CSI_DATA00__UART5_DCE_TX      0x1b0b1
            MX6UL_PAD_CSI_DATA01__UART5_DCE_RX      0x1b0b1
            MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS     0x1b0b1
            MX6UL_PAD_CSI_DATA03__UART5_DCE_CTS     0x1b0b1
        >;
    };

    /* UART6 */
    pinctrl_uart6: uart6grp {
        fsl,pins = <
            MX6UL_PAD_CSI_MCLK__UART6_DCE_TX        0x1b0b1
            MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX      0x1b0b1
            MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS      0x1b0b1
            MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS      0x1b0b1
        >;
    };

    /* SDIO1 / SDHC card */
    pinctrl_usdhc1_default: usdhc1grp_default {
        fsl,pins = <
            MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059
            MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10071
            MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
            MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
            MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
            MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059
            MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x17059 /* SD1 CD */
            MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT    0x17059 /* SD1 VSELECT */
            MX6UL_PAD_GPIO1_IO02__GPIO1_IO02        0x13059 /* SD1 WP */
        >;
    };

    pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
        fsl,pins = <
            MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x170b9
            MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x100b9
            MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x170b9
            MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x170b9
            MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x170b9
            MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x170b9
            MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x17059 /* SD1 CD */
            MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT    0x17059 /* SD1 VSELECT */
            MX6UL_PAD_GPIO1_IO02__GPIO1_IO02        0x13059 /* SD1 WP */
        >;
    };

    pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
        fsl,pins = <
            MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x170f9
            MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x100f9
            MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x170f9
            MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x170f9
            MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x170f9
            MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x170f9
            MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x17059 /* SD1 CD */
            MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT    0x17059 /* SD1 VSELECT */
            MX6UL_PAD_GPIO1_IO02__GPIO1_IO02        0x13059 /* SD1 WP */
        >;
    };

    /* SDIO2 / WLAN etc. */
    pinctrl_usdhc2_default: usdhc2grp_default {
        fsl,pins = <
            MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
            MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
            MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
            MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
            MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
            MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
            MX6UL_PAD_NAND_ALE__USDHC2_RESET_B  0x17059
        >;
    };

    /* I2C1 */
    pinctrl_i2c1: i2c1grp {
        fsl,pins = <
            MX6UL_PAD_CSI_PIXCLK__I2C1_SCL    0x4001b8b0
            MX6UL_PAD_CSI_MCLK__I2C1_SDA      0x4001b8b0
        >;
    };


    /* I2C2 */
    pinctrl_i2c2: i2c2grp {
        fsl,pins = <
            MX6UL_PAD_CSI_HSYNC__I2C2_SCL     0x4001b8b0
            MX6UL_PAD_CSI_VSYNC__I2C2_SDA     0x4001b8b0
        >;
    };

    /* I2C4 */
    pinctrl_i2c4: i2c4grp {
        fsl,pins = <
            MX6UL_PAD_UART2_TX_DATA__I2C4_SCL 0x4001b8b0
            MX6UL_PAD_UART2_RX_DATA__I2C4_SDA 0x4001b8b0
        >;
    };

    /* QSPI */
    pinctrl_qspi: qspigrp {
        fsl,pins = <
            MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
            MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
            MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
            MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
            MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
            MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
        >;
    };
	pinctrl_lcd: lcdgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_CLK__LCDIF_CLK		0x10 /* LSCLK */
			MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE	0x10 /* OE_ACD */
			MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC	0x10 /* HSYNC */
			MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC	0x10 /* VSYNC */
			MX6UL_PAD_LCD_DATA00__LCDIF_DATA00	0x10
			MX6UL_PAD_LCD_DATA01__LCDIF_DATA01	0x10
			MX6UL_PAD_LCD_DATA02__LCDIF_DATA02	0x10
			MX6UL_PAD_LCD_DATA03__LCDIF_DATA03	0x10
			MX6UL_PAD_LCD_DATA04__LCDIF_DATA04	0x10
			MX6UL_PAD_LCD_DATA05__LCDIF_DATA05	0x10
			MX6UL_PAD_LCD_DATA06__LCDIF_DATA06	0x10
			MX6UL_PAD_LCD_DATA07__LCDIF_DATA07	0x10
			MX6UL_PAD_LCD_DATA08__LCDIF_DATA08	0x10
			MX6UL_PAD_LCD_DATA09__LCDIF_DATA09	0x10
			MX6UL_PAD_LCD_DATA10__LCDIF_DATA10	0x10
			MX6UL_PAD_LCD_DATA11__LCDIF_DATA11	0x10
			MX6UL_PAD_LCD_DATA12__LCDIF_DATA12	0x10
			MX6UL_PAD_LCD_DATA13__LCDIF_DATA13	0x10
			MX6UL_PAD_LCD_DATA14__LCDIF_DATA14	0x10
			MX6UL_PAD_LCD_DATA15__LCDIF_DATA15	0x10
			MX6UL_PAD_LCD_DATA16__LCDIF_DATA16	0x10
			MX6UL_PAD_LCD_DATA17__LCDIF_DATA17	0x10
			MX6UL_PAD_LCD_DATA18__LCDIF_DATA18	0x10
			MX6UL_PAD_LCD_DATA19__LCDIF_DATA19	0x10
			MX6UL_PAD_LCD_DATA20__LCDIF_DATA20	0x10
			MX6UL_PAD_LCD_DATA21__LCDIF_DATA21	0x10
			MX6UL_PAD_LCD_DATA22__LCDIF_DATA22	0x10
			MX6UL_PAD_LCD_DATA23__LCDIF_DATA23	0x10
		>;
	};
	/*AD7879 on FB150-GA01*/
	pinctrl_touch: touchgrp {
		fsl,pins = <
			MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25 0x130a0 /* INTERRUPT */
			/* MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24 0x1b020 */ /* potential RESET */
		>;
	};
};
