
---------- Begin Simulation Statistics ----------
final_tick                                16268502500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     36                       # Simulator instruction rate (inst/s)
host_mem_usage                                6512160                       # Number of bytes of host memory used
host_op_rate                                       40                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5009.09                       # Real time elapsed on the host
host_tick_rate                                3210155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      179070                       # Number of instructions simulated
sim_ops                                        201950                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016080                       # Number of seconds simulated
sim_ticks                                 16079943125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.105560                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5868                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9928                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                129                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1075                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                662                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             959                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              297                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14580                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2457                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          289                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       87387                       # Number of instructions committed
system.cpu.committedOps                         93506                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.637761                       # CPI: cycles per instruction
system.cpu.discardedOps                          2743                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              68924                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             13203                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             5956                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          122763                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379109                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       60                       # number of quiesce instructions executed
system.cpu.numCycles                           230506                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        60                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   71109     76.05%     76.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                    213      0.23%     76.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  13181     14.10%     90.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9003      9.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    93506                       # Class of committed instruction
system.cpu.quiesceCycles                     25497403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          107743                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5475                       # Transaction distribution
system.membus.trans_dist::ReadResp               5755                       # Transaction distribution
system.membus.trans_dist::WriteReq               6761                       # Transaction distribution
system.membus.trans_dist::WriteResp              6761                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            26                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        23098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        23098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       738796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       738796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  760458                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12555                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001912                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.043682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12531     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12555                       # Request fanout histogram
system.membus.reqLayer6.occupancy            39637500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1389750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              484077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              276000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1038695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           38958675                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        65024                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        65024                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64092                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64092                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        41040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       258232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1582                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      4115482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          335476000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.1                       # Network utilization (%)
system.acctest.local_bus.numRequests           294134                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          867                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    311569011                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    259932000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4075636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20378182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3056727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4075636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31586181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4075636                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3056727                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7132364                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4075636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20378182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7132364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7132364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38718545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3056727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7132364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10189091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3056727                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1050999                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4107726                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3056727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10189091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1050999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14296817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         5405                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         5405                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         6144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         6144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]           40                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        23098                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         1000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       738796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        12463                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        12463    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        12463                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     40509375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     33156000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1999788168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40756363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2040544531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40756363                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40818552                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81574915                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2040544531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40818552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40756363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122119446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      2228224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       356352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36680727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     81512726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20378182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    138571634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40756363                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     81512726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    122269089                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36680727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    122269089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    101890908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    260840724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          277                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1010949                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        91543                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1102491                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1010949                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1010949                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1010949                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        91543                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1102491                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             347372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          393216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         5120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        62189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     20378182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1050999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            111443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21602813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20378182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4075636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24453818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        62189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     40756363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4075636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1050999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           111443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46056631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     10159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006383638250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6144                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5433                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              384                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    173546570                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               314036570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32426.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58676.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    899.290086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   781.418508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.306778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43      5.26%      5.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           22      2.69%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      1.35%      9.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      2.33%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      3.30%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      1.35%     16.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.47%     17.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      2.94%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          648     79.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.684564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.589786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            143     95.97%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.67%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            4      2.68%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      41.335570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.158428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.226678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            128     85.91%     85.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      8.72%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.34%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.34%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.67%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.34%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 342528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  394176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  347372                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               393216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16079092125                       # Total gap between requests
system.mem_ctrls.avgGap                    1388882.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       322496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       326720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 62189.274689987440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 20055792.330422189087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1050998.742260787636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 111443.180244457486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119403.407404775891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20318479.826712697744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4075636.306083017029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           28                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1681500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    294845245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16074895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1434930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3186554750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 259880170250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  64158543500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84075.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57586.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60659.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51247.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks          inf                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  50757845.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  62654827.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         404608.500000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         281374.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        9735768.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       8559470.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153932045.400001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     26486291.550002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     286307849.999998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       485707409.250007                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         30.205791                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15021724160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    869820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    188966465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 120                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            60                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     265598358.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    577140956.456930                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1317375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              60                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       332601000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15935901500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        28274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            28274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        28274                       # number of overall hits
system.cpu.icache.overall_hits::total           28274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11028125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11028125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11028125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11028125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008904                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008904                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008904                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008904                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.814961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.814961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.814961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.814961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10628000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10628000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008904                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008904                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008904                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008904                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41842.519685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41842.519685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41842.519685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41842.519685                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        28274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           28274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11028125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11028125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008904                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008904                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.814961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.814961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41842.519685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41842.519685                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.455507                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1451.531250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.455507                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.688390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.688390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             57310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            57310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        21767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            21767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        21767                       # number of overall hits
system.cpu.dcache.overall_hits::total           21767                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4283750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4283750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4283750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4283750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69092.741935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69092.741935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69092.741935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69092.741935                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           51                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          687                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          687                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3370125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3370125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3370125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3370125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1518875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1518875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002336                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002336                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.880640                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.880640                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           26                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1288750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1288750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        13484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        13484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49567.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49567.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           70                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           70                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1518875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1518875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48057.692308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48057.692308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21698.214286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21698.214286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           36                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83194.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83194.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2120625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2120625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        84825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84825                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           173.103776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   173.103776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.338093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.338093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.347656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             87367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            87367                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16268502500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16268523750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     36                       # Simulator instruction rate (inst/s)
host_mem_usage                                6512160                       # Number of bytes of host memory used
host_op_rate                                       40                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5009.23                       # Real time elapsed on the host
host_tick_rate                                3210070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      179079                       # Number of instructions simulated
sim_ops                                        201965                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016080                       # Number of seconds simulated
sim_ticks                                 16079964375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.097775                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5869                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9931                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                130                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1077                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                662                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             959                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              297                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14585                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2459                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          289                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       87396                       # Number of instructions committed
system.cpu.committedOps                         93521                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.637878                       # CPI: cycles per instruction
system.cpu.discardedOps                          2750                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              68939                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             13203                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             5957                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          122764                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379093                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       60                       # number of quiesce instructions executed
system.cpu.numCycles                           230540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        60                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   71117     76.04%     76.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                    213      0.23%     76.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                  13187     14.10%     90.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9003      9.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    93521                       # Class of committed instruction
system.cpu.quiesceCycles                     25497403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          107776                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5475                       # Transaction distribution
system.membus.trans_dist::ReadResp               5755                       # Transaction distribution
system.membus.trans_dist::WriteReq               6761                       # Transaction distribution
system.membus.trans_dist::WriteResp              6761                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            26                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        23098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        23098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       738796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       738796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  760458                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12555                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001912                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.043682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12531     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12555                       # Request fanout histogram
system.membus.reqLayer6.occupancy            39637500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1389750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              484077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              276000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1038695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           38958675                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        65024                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        65024                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64092                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64092                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        41040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       258232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1582                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      4115482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          335476000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.1                       # Network utilization (%)
system.acctest.local_bus.numRequests           294134                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          867                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    311569011                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    259932000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4075631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20378155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3056723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4075631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31586140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4075631                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3056723                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7132354                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4075631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20378155                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7132354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7132354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38718494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3056723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7132354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10189077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3056723                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1050997                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4107721                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3056723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10189077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1050997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14296798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         5405                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         5405                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         6144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         6144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]           40                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        23098                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         1000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       738796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        12463                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        12463    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        12463                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     40509375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     33156000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1999785525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40756309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2040541834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40756309                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40818498                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81574808                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2040541834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40818498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40756309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122116642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      2228224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       356352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36680678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     81512618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20378155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    138571451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40756309                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     81512618                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    122268928                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36680678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    122268928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    101890773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    260840379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          277                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1010948                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        91542                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1102490                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1010948                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1010948                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1010948                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        91542                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1102490                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             347372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          393216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         5120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        62189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     20378155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1050997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            111443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21602784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20378155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4075631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24453786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        62189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     40756309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4075631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1050997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           111443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46056570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     10159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006383638250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6144                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5433                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              384                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    173546570                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               314036570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32426.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58676.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    899.290086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   781.418508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.306778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43      5.26%      5.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           22      2.69%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      1.35%      9.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      2.33%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      3.30%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      1.35%     16.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.47%     17.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      2.94%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          648     79.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.684564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.589786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            143     95.97%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.67%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            4      2.68%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      41.335570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.158428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.226678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            128     85.91%     85.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      8.72%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.34%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.34%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.67%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.34%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 342528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  394176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  347372                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               393216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16079092125                       # Total gap between requests
system.mem_ctrls.avgGap                    1388882.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       322496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       326720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 62189.192505595965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 20055765.826284676790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1050997.353344571777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 111443.032970027969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119403.249610744257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20318452.975428313017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4075630.920046736952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           28                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1681500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    294845245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16074895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1434930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3186554750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 259880170250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  64158543500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84075.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57586.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60659.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51247.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks          inf                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  50757845.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  62654827.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         404608.500000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         281374.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        9735768.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       8559470.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153932045.400001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     26486865.937502                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     286307849.999998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       485707983.637507                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         30.205787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15021724160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    869820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    188987715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 120                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            60                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     265598358.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    577140956.456930                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1317375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              60                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       332622250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15935901500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        28285                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            28285                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        28285                       # number of overall hits
system.cpu.icache.overall_hits::total           28285                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11028125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11028125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11028125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11028125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28539                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008900                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008900                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008900                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008900                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.814961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.814961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.814961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.814961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10628000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10628000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008900                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008900                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008900                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008900                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41842.519685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41842.519685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41842.519685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41842.519685                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        28285                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           28285                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11028125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11028125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.814961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.814961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41842.519685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41842.519685                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.455519                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               83036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            210.751269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.455519                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.688390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.688390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             57332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            57332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        21772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            21772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        21772                       # number of overall hits
system.cpu.dcache.overall_hits::total           21772                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4283750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4283750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4283750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4283750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21834                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21834                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69092.741935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69092.741935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69092.741935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69092.741935                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           51                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          687                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          687                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3370125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3370125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3370125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3370125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1518875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1518875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002336                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002336                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66080.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.880640                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.880640                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           26                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1288750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1288750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        13489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        13489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49567.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49567.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           70                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           70                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1518875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1518875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48057.692308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48057.692308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21698.214286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21698.214286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           36                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83194.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83194.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2120625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2120625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        84825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84825                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           173.103782                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23505                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.050562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   173.103782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.338093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.338093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.347656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             87387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            87387                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16268523750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
