{
  "module_name": "rtl8712_syscfg_bitdef.h",
  "hash_id": "b9eca60ca86d4b54a3d701caee63860887affac2458cd195c8d074d86c5b0040",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h",
  "human_readable_source": " \n \n#ifndef __RTL8712_SYSCFG_BITDEF_H__\n#define __RTL8712_SYSCFG_BITDEF_H__\n\n \n \n \n \n\n \n#define iso_LDR2RP_SHT\t\t8  \n#define iso_LDR2RP\t\tBIT(iso_LDR2RP_SHT)  \n\n \n#define FEN_DIO_SDIO_SHT\t0\n#define FEN_DIO_SDIO\t\tBIT(FEN_DIO_SDIO_SHT)\n#define FEN_SDIO_SHT\t\t1\n#define FEN_SDIO\t\tBIT(FEN_SDIO_SHT)\n#define FEN_USBA_SHT\t\t2\n#define FEN_USBA\t\tBIT(FEN_USBA_SHT)\n#define FEN_UPLL_SHT\t\t3\n#define FEN_UPLL\t\tBIT(FEN_UPLL_SHT)\n#define FEN_USBD_SHT\t\t4\n#define FEN_USBD\t\tBIT(FEN_USBD_SHT)\n#define FEN_DIO_PCIE_SHT\t5\n#define FEN_DIO_PCIE\t\tBIT(FEN_DIO_PCIE_SHT)\n#define FEN_PCIEA_SHT\t\t6\n#define FEN_PCIEA\t\tBIT(FEN_PCIEA_SHT)\n#define FEN_PPLL_SHT\t\t7\n#define FEN_PPLL\t\tBIT(FEN_PPLL_SHT)\n#define FEN_PCIED_SHT\t\t8\n#define FEN_PCIED\t\tBIT(FEN_PCIED_SHT)\n#define FEN_CPUEN_SHT\t\t10\n#define FEN_CPUEN\t\tBIT(FEN_CPUEN_SHT)\n#define FEN_DCORE_SHT\t\t11\n#define FEN_DCORE\t\tBIT(FEN_DCORE_SHT)\n#define FEN_ELDR_SHT\t\t12\n#define FEN_ELDR\t\tBIT(FEN_ELDR_SHT)\n#define PWC_DV2LDR_SHT\t\t13\n#define PWC_DV2LDR\t\tBIT(PWC_DV2LDR_SHT)  \n\n \n#define SYS_CLKSEL_SHT\t\t0\n#define SYS_CLKSEL\t\tBIT(SYS_CLKSEL_SHT)  \n#define PS_CLKSEL_SHT\t\t1\n#define PS_CLKSEL\t\tBIT(PS_CLKSEL_SHT)  \n#define CPU_CLKSEL_SHT\t\t2\n#define CPU_CLKSEL\t\tBIT(CPU_CLKSEL_SHT)  \n#define INT32K_EN_SHT\t\t3\n#define INT32K_EN\t\tBIT(INT32K_EN_SHT)\n#define MACSLP_SHT\t\t4\n#define MACSLP\t\t\tBIT(MACSLP_SHT)\n#define MAC_CLK_EN_SHT\t\t11\n#define MAC_CLK_EN\t\tBIT(MAC_CLK_EN_SHT)  \n#define SYS_CLK_EN_SHT\t\t12\n#define SYS_CLK_EN\t\tBIT(SYS_CLK_EN_SHT)\n#define RING_CLK_EN_SHT\t\t13\n#define RING_CLK_EN\t\tBIT(RING_CLK_EN_SHT)\n#define SWHW_SEL_SHT\t\t14\n#define SWHW_SEL\t\tBIT(SWHW_SEL_SHT)  \n#define FWHW_SEL_SHT\t\t15\n#define FWHW_SEL\t\tBIT(FWHW_SEL_SHT)  \n\n \n#define\t_VPDIDX_MSK\t\t0xFF00\n#define\t_VPDIDX_SHT\t\t8\n#define\t_EEM_MSK\t\t0x00C0\n#define\t_EEM_SHT\t\t6\n#define\t_EEM0\t\t\tBIT(6)\n#define\t_EEM1\t\t\tBIT(7)\n#define\t_EEPROM_EN\t\tBIT(5)\n#define\t_9356SEL\t\tBIT(4)\n#define\t_EECS\t\t\tBIT(3)\n#define\t_EESK\t\t\tBIT(2)\n#define\t_EEDI\t\t\tBIT(1)\n#define\t_EEDO\t\t\tBIT(0)\n\n \n#define\tAFE_MISC_USB_MBEN_SHT\t7\n#define\tAFE_MISC_USB_MBEN\tBIT(AFE_MISC_USB_MBEN_SHT)\n#define\tAFE_MISC_USB_BGEN_SHT\t6\n#define\tAFE_MISC_USB_BGEN\tBIT(AFE_MISC_USB_BGEN_SHT)\n#define\tAFE_MISC_LD12_VDAJ_SHT\t4\n#define\tAFE_MISC_LD12_VDAJ_MSK\t0X0030\n#define\tAFE_MISC_LD12_VDAJ\tBIT(AFE_MISC_LD12_VDAJ_SHT)\n#define\tAFE_MISC_I32_EN_SHT\t3\n#define\tAFE_MISC_I32_EN\t\tBIT(AFE_MISC_I32_EN_SHT)\n#define\tAFE_MISC_E32_EN_SHT\t2\n#define\tAFE_MISC_E32_EN\t\tBIT(AFE_MISC_E32_EN_SHT)\n#define\tAFE_MISC_MBEN_SHT\t1\n#define\tAFE_MISC_MBEN\t\tBIT(AFE_MISC_MBEN_SHT) \n#define\tAFE_MISC_BGEN_SHT\t0\n#define\tAFE_MISC_BGEN\t\tBIT(AFE_MISC_BGEN_SHT) \n\n \n \n \n#define\tSPS1_SWEN\t\tBIT(1)\t \n#define\tSPS1_LDEN\t\tBIT(0)\t \n\n \n \n \n#define\tLDA15_EN\t\tBIT(0)\t \n\n \n \n \n#define\tLDV12_EN\t\tBIT(0)\t \n#define\tLDV12_SDBY\t\tBIT(1)\t \n\n \n#define\t_CLK_GATE_EN\t\tBIT(0)\n\n \n#define EF_FLAG\t\t\tBIT(31)\t\t \n#define EF_PGPD\t\t\t0x70000000\t \n#define EF_RDT\t\t\t0x0F000000\t \n#define EF_PDN_EN\t\tBIT(19)\t\t \n#define ALD_EN\t\t\tBIT(18)\t\t \n#define EF_ADDR\t\t\t0x0003FF00\t \n#define EF_DATA\t\t\t0x000000FF\t \n\n \n#define LDOE25_EN\t\tBIT(31)\t\t \n\n \n#define EFUSE_CLK_EN\t\tBIT(1)\t\t \n#define EFUSE_CLK_SEL\t\tBIT(0)\t\t \n\n#endif\t \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}