<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681672-A2" country="EP" doc-number="2681672" kind="A2" date="20140108" family-id="46753964" file-reference-id="318301" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146586134" ucid="EP-2681672-A2"><document-id><country>EP</country><doc-number>2681672</doc-number><kind>A2</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12752689-A" is-representative="NO"><document-id mxw-id="PAPP154848326" load-source="docdb" format="epo"><country>EP</country><doc-number>12752689</doc-number><kind>A</kind><date>20120229</date><lang>EN</lang></document-id><document-id mxw-id="PAPP173226907" load-source="docdb" format="original"><country>EP</country><doc-number>12752689.5</doc-number><date>20120229</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140557272" ucid="IB-2012000377-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>IB</country><doc-number>2012000377</doc-number><kind>W</kind><date>20120229</date></document-id></priority-claim><priority-claim mxw-id="PPC140548561" ucid="US-201161448188-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161448188</doc-number><kind>P</kind><date>20110301</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2056021348" load-source="docdb">H04L   9/06        20060101ALI20150505BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2056021445" load-source="docdb">G06F  17/10        20060101ALI20150505BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2056021457" load-source="docdb">H04L   9/00        20060101ALI20150505BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2056021794" load-source="docdb">G06F   7/58        20060101ALI20150505BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2056030496" load-source="docdb">H04L   9/28        20060101AFI20150505BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1900017105" load-source="docdb" scheme="CPC">H04L   9/001       20130101 LI20160829BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1900017133" load-source="docdb" scheme="CPC">G06F   7/588       20130101 FI20160829BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1900021932" load-source="docdb" scheme="CPC">G06F   7/58        20130101 LI20160829BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1900022698" load-source="docdb" scheme="CPC">G06F   7/586       20130101 LI20160829BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1900023360" load-source="docdb" scheme="CPC">H04L   9/0656      20130101 LI20160829BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132363035" lang="DE" load-source="patent-office">AUF VOLLSTÄNDIG DIGITALEN CHAOTISCHEN DIFFERENTIALGLEICHUNGEN BASIERENDE SYSTEME UND VERFAHREN</invention-title><invention-title mxw-id="PT132363036" lang="EN" load-source="patent-office">FULLY DIGITAL CHAOTIC DIFFERENTIAL EQUATION-BASED SYSTEMS AND METHODS</invention-title><invention-title mxw-id="PT132363037" lang="FR" load-source="patent-office">SYSTÈMES ET PROCÉDÉS ENTIÈREMENT NUMÉRIQUES BASÉS SUR UNE ÉQUATION DIFFÉRENTIELLE CHAOTIQUE</invention-title><citations><patent-citations><patcit mxw-id="PCIT262504404" load-source="docdb" ucid="US-20040086117-A1"><document-id format="epo"><country>US</country><doc-number>20040086117</doc-number><kind>A1</kind><date>20040506</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT262504403" load-source="docdb" ucid="US-5735741-A"><document-id format="epo"><country>US</country><doc-number>5735741</doc-number><kind>A</kind><date>19980407</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT262504405" load-source="docdb" ucid="WO-2002047272-A2"><document-id format="epo"><country>WO</country><doc-number>2002047272</doc-number><kind>A2</kind><date>20020613</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>AFFAN ZIDAN M ET AL:  "Random number generation based on digital differential chaos", CIRCUITS AND SYSTEMS (MWSCAS), 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON, IEEE, 7 August 2011 (2011-08-07), pages 1-4, XP031941211, DOI: 10.1109/MWSCAS.2011.6026266 ISBN: 978-1-61284-856-3</text><sources><source mxw-id="PNPL49928240" load-source="docdb" name="SEA" category="XP"/></sources></nplcit><nplcit><text>See also references of WO  2012117291A2</text><sources><source mxw-id="PNPL49928241" load-source="docdb" name="SEA"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919525179" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>UNIV KING ABDULLAH SCI &amp; TECH</last-name><address><country>SA</country></address></addressbook></applicant><applicant mxw-id="PPAR919505837" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY</last-name></addressbook></applicant><applicant mxw-id="PPAR919019144" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>King Abdullah University Of Science And Technology</last-name><iid>101302316</iid><address><street>4700 King Abdullah University Of Science and Technology Bldg. 16, Room 4518</street><city>Thuwal 23955-6900</city><country>SA</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919530417" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>RADWAN AHMED GOMAA AHMED</last-name><address><country>SA</country></address></addressbook></inventor><inventor mxw-id="PPAR919536055" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>RADWAN, AHMED, GOMAA, AHMED</last-name></addressbook></inventor><inventor mxw-id="PPAR919010888" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>RADWAN, AHMED, GOMAA, AHMED</last-name><address><street>King Abdulla University of Science and Technology (KAUST) 4700 King Abdulla University of Science and Technology</street><city>Thuwal 23955-6900</city><country>SA</country></address></addressbook></inventor><inventor mxw-id="PPAR919508000" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ZIDAN MOHAMMED AFFAN</last-name><address><country>SA</country></address></addressbook></inventor><inventor mxw-id="PPAR919536854" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ZIDAN, MOHAMMED, AFFAN</last-name></addressbook></inventor><inventor mxw-id="PPAR919017576" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ZIDAN, MOHAMMED, AFFAN</last-name><address><street>King Abdulla University of Science and Technology (KAUST) 4700 King Abdulla University of Science and Technology</street><city>Thuwal 23955-6900</city><country>SA</country></address></addressbook></inventor><inventor mxw-id="PPAR1081926605" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>SALAMA KHALED NABIL</last-name><address><country>SA</country></address></addressbook></inventor><inventor mxw-id="PPAR1081926606" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>SALAMA, KHALED, NABIL</last-name></addressbook></inventor><inventor mxw-id="PPAR919015927" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>SALAMA, KHALED, N.</last-name><address><street>King Abdulla University of Science and Technology (KAUST) 4700 King Abdulla University of Science and Technology</street><city>Thuwal 23955-6900</city><country>SA</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919009901" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Fassio, Valeria</last-name><suffix>et al</suffix><iid>101236704</iid><address><street>Jacobacci &amp; Partners S.p.A. Corso Emilia, 8</street><city>10152 Torino</city><country>IT</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="IB-2012000377-W"><document-id><country>IB</country><doc-number>2012000377</doc-number><kind>W</kind><date>20120229</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012117291-A2"><document-id><country>WO</country><doc-number>2012117291</doc-number><kind>A2</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549757406" load-source="docdb">AL</country><country mxw-id="DS549913438" load-source="docdb">AT</country><country mxw-id="DS549757407" load-source="docdb">BE</country><country mxw-id="DS549833723" load-source="docdb">BG</country><country mxw-id="DS549833361" load-source="docdb">CH</country><country mxw-id="DS549764904" load-source="docdb">CY</country><country mxw-id="DS549913439" load-source="docdb">CZ</country><country mxw-id="DS549756754" load-source="docdb">DE</country><country mxw-id="DS549757408" load-source="docdb">DK</country><country mxw-id="DS549764917" load-source="docdb">EE</country><country mxw-id="DS549845492" load-source="docdb">ES</country><country mxw-id="DS549833724" load-source="docdb">FI</country><country mxw-id="DS549833725" load-source="docdb">FR</country><country mxw-id="DS549757417" load-source="docdb">GB</country><country mxw-id="DS549757418" load-source="docdb">GR</country><country mxw-id="DS549757419" load-source="docdb">HR</country><country mxw-id="DS549764918" load-source="docdb">HU</country><country mxw-id="DS549833374" load-source="docdb">IE</country><country mxw-id="DS549757420" load-source="docdb">IS</country><country mxw-id="DS549833730" load-source="docdb">IT</country><country mxw-id="DS549764919" load-source="docdb">LI</country><country mxw-id="DS549756755" load-source="docdb">LT</country><country mxw-id="DS549913440" load-source="docdb">LU</country><country mxw-id="DS549756756" load-source="docdb">LV</country><country mxw-id="DS549756761" load-source="docdb">MC</country><country mxw-id="DS549834498" load-source="docdb">MK</country><country mxw-id="DS549834499" load-source="docdb">MT</country><country mxw-id="DS549913441" load-source="docdb">NL</country><country mxw-id="DS549757433" load-source="docdb">NO</country><country mxw-id="DS549913442" load-source="docdb">PL</country><country mxw-id="DS549757434" load-source="docdb">PT</country><country mxw-id="DS549913443" load-source="docdb">RO</country><country mxw-id="DS549756762" load-source="docdb">RS</country><country mxw-id="DS549913444" load-source="docdb">SE</country><country mxw-id="DS549756763" load-source="docdb">SI</country><country mxw-id="DS549764920" load-source="docdb">SK</country><country mxw-id="DS549764933" load-source="docdb">SM</country><country mxw-id="DS549834500" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99835508" ref-ucid="WO-2012117291-A2" lang="EN" load-source="patent-office"><p num="0000">Various embodiments are provided for fully digital chaotic differential equation- based systems and methods. In one embodiment, among others, a digital circuit includes digital state registers and one or more digital logic modules configured to obtain a first value from two or more of the digital state registers; determine a second value based upon the obtained first values and a chaotic differential equation; and provide the second value to set a state of one of the plurality of digital state registers. In another embodiment, a digital circuit includes digital state registers, digital logic modules configured to obtain outputs from a subset of the digital shift registers and to provide the input based upon a chaotic differential equation for setting a state of at least one of the subset of digital shift registers, and a digital clock configured to provide a clock signal for operating the digital shift registers.</p></abstract><abstract mxw-id="PA100331318" ref-ucid="WO-2012117291-A2" lang="EN" source="national office" load-source="docdb"><p>Various embodiments are provided for fully digital chaotic differential equation- based systems and methods. In one embodiment, among others, a digital circuit includes digital state registers and one or more digital logic modules configured to obtain a first value from two or more of the digital state registers; determine a second value based upon the obtained first values and a chaotic differential equation; and provide the second value to set a state of one of the plurality of digital state registers. In another embodiment, a digital circuit includes digital state registers, digital logic modules configured to obtain outputs from a subset of the digital shift registers and to provide the input based upon a chaotic differential equation for setting a state of at least one of the subset of digital shift registers, and a digital clock configured to provide a clock signal for operating the digital shift registers.</p></abstract><abstract mxw-id="PA99835509" ref-ucid="WO-2012117291-A2" lang="FR" load-source="patent-office"><p num="0000">Les différents modes de réalisation de la présente invention se rapportent à des systèmes et des procédés entièrement numériques basés sur une équation différentielle chaotique. Selon un des modes de réalisation, un circuit numérique comprend des registres d'états numériques ainsi qu'un ou plusieurs modules logiques numériques conçus pour obtenir une première valeur à partir de deux registres d'états numériques ou plus, pour déterminer une seconde valeur sur la base des premières valeurs obtenues et d'une équation différentielle chaotique, et pour délivrer la seconde valeur afin de fixer un état d'un registre parmi la pluralité de registres d'états numériques. Selon un autre mode de réalisation, un circuit numérique comporte : des registres d'états numériques ; des modules logiques numériques conçus pour obtenir des sorties en provenance d'un sous-ensemble de registres à décalage numériques et pour délivrer l'entrée sur la base d'une équation différentielle chaotique afin de fixer un état d'au moins un registre parmi le sous-ensemble de registres à décalage numériques ; et une horloge numérique servant à délivrer un signal d'horloge en vue de faire fonctionner les registres à décalage numériques.</p></abstract><abstract mxw-id="PA100331319" ref-ucid="WO-2012117291-A2" lang="FR" source="national office" load-source="docdb"><p>Les différents modes de réalisation de la présente invention se rapportent à des systèmes et des procédés entièrement numériques basés sur une équation différentielle chaotique. Selon un des modes de réalisation, un circuit numérique comprend des registres d'états numériques ainsi qu'un ou plusieurs modules logiques numériques conçus pour obtenir une première valeur à partir de deux registres d'états numériques ou plus, pour déterminer une seconde valeur sur la base des premières valeurs obtenues et d'une équation différentielle chaotique, et pour délivrer la seconde valeur afin de fixer un état d'un registre parmi la pluralité de registres d'états numériques. Selon un autre mode de réalisation, un circuit numérique comporte : des registres d'états numériques ; des modules logiques numériques conçus pour obtenir des sorties en provenance d'un sous-ensemble de registres à décalage numériques et pour délivrer l'entrée sur la base d'une équation différentielle chaotique afin de fixer un état d'au moins un registre parmi le sous-ensemble de registres à décalage numériques ; et une horloge numérique servant à délivrer un signal d'horloge en vue de faire fonctionner les registres à décalage numériques.</p></abstract><description mxw-id="PDES51233002" ref-ucid="WO-2012117291-A2" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> FULLY DIGITAL CHAOTIC DIFFERENTIAL EQUATION-BASED SYSTEMS AND METHODS </p><p id="p0002" num="0002">CROSS REFERENCE TO RELATED APPLICATIONS </p><p id="p0003" num="0003"> [0001] This application claims priority to co-pending U.S. provisional application entitled "FULLY DIGITAL CHAOTIC DIFFERENTIAL EQUATION-BASED SYSTEMS AND METHODS" having serial no. 61/448,188, filed March 1 , 201 , the entirety of which is hereby incorporated by reference. </p><p id="p0004" num="0004">BACKGROUND </p><p id="p0005" num="0005"> [0002] Chaos is a nonlinear deterministic system that expresses random behavior. Many analog chaos generators have been introduced in the last decades. The implementation of these generators ranges from using discrete elements and op-amps to completely MOS based systems up to fully integrated analog systems. </p><p id="p0006" num="0006"> [0003] Analog chaos generators and other analog chaotic systems have found applications in communication systems and cryptography. For example, an analog chaos generator is a key component in a chaos-based communication system using chaos shift keying (CSK). Also an analog chaos circuit realization is considered to be one of the main techniques of creating a random number generator (RNG). </p><p id="p0007" num="0007">Additionally, analog chaos circuitry may be used in amplification of a noise source, jittered oscillator sampling, and quantum based systems. </p><p id="p0008" num="0008">SUMMARY </p><p id="p0009" num="0009"> [0004] Embodiments of the present disclosure are related to fully digital chaotic differential equation-based systems and methods. One embodiment, among others, includes a fully digital differential equation-based chaos generator made-up of adders, registers and basic gates. Embodiments of the generator fit in a very small on-chip 
<!-- EPO <DP n="3"/>-->
 area and express a high throughput. Post-processing techniques may be combined with the chaos properties to improve the output statistical properties. With the aid of the introduced post-processing, the system output can pass the fifteen NIST Sp. 800-22 tests with a 100% success rate. </p><p id="p0010" num="0010"> [0005] In certain embodiments, the fully digital differential equation-based chaos generator may be used to implement a Random Number Generation (RNG), histogram shaping, watermarking and image encryption, data hiding, and/or coding. In other embodiments, the generator may be used to implement digital communication systems and methods such as Chaos Based Digital Modulation and Demodulation Techniques (e.g., CSK), differential CSK, frequency modulated DCSK, symmetric CSK, quadrature CSK, and/or chaotic pulse-position modulation. </p><p id="p0011" num="0011"> [0006] In one embodiment, among others, a digital circuit comprises a plurality of digital state registers and one or more digital logic modules coupled to the plurality of digital state registers, each of the one or more digital logic modules configured to: obtain a first value from two or more of the plurality of digital state registers; determine a second value based upon the obtained first values and a chaotic differential equation; and provide the second value to set a state of one of the two or more of the plurality of digital state registers. The digital logic modules may be configured to determine the corresponding second values according to a Runge-Kutta Fourth-order numerical solution, a mid-point numerical solution, or an Euler numerical solution to the chaotic differential equation. The digital circuit may further comprise a post-processing module configured to discard a highest significant bit of at least one of the second values, discard a lowest significant bit of the at least one second values, and/or combine the state of the plurality of digital state registers to generate a single random output. In some embodiments, an apparatus comprises a first digital circuit that is configured to provide second values with a length of 16-bits and a second digital circuit that is configured to provide second values with a length of 32-bits. A second value of the first 
<!-- EPO <DP n="4"/>-->
 digital circuit and a corresponding second value of the second digital circuit may be combined to generate a single random output. </p><p id="p0012" num="0012"> [0007] In another embodiment, a digital circuit comprises a plurality of digital state registers, each digital shift register configured to obtain an input and provide an output; a plurality of digital logic modules, each digital logic module configured to obtain outputs from a subset of two or more of the plurality of digital shift registers and to provide the input for setting a state of at least one of the subset of digital shift registers, the plurality of digital logic modules each configured to provide the input according to a portion of a numeric solution to a chaotic differential equation; and a digital clock configured to provide a digital clock signal for operating the plurality of digital shift registers. The plurality of digital shift registers may be the plurality of digital shift registers are configured to obtain the input from one of the plurality of digital logic modules on a second clock edge of the digital clock signal. The plurality of digital shift registers may be configured to provide the output to one or more of the plurality of digital logic modules on a first clock edge of the digital clock signal. The digital circuit may further comprise a digital post-processing module configured to generate a chaotic output in response to the inputs received by each of the plurality of digital shift registers. The post-processing module may be configured to combine the state of the plurality of digital state registers to generate a single random output. </p><p id="p0013" num="0013"> [0008] In another embodiment, a method comprises receiving a clock signal having a first clock state and a second clock state; obtaining first values from a subset of a plurality of digital state registers by each of a plurality of digital logic modules when the clock signal enters the first clock state; transforming the first values in each of the plurality of digital logic modules into a corresponding second value based upon a numerical solution to one or more chaotic differential equations; and writing the corresponding second values into a corresponding on of the plurality of digital state registers when the clock signal enters the second clock state. The method may further 
<!-- EPO <DP n="5"/>-->
 comprise providing at least one of the corresponding second values as a random number output. The method may further comprise combining a plurality of the corresponding second values to form the random number output. </p><p id="p0014" num="0014"> [0009] Other systems, methods, features, and advantages of the present disclosure will be or become apparent to one with skill in the art upon examination of the following drawings and detailed description. It is intended that all such additional systems, methods, features, and advantages be included within this description, be within the scope of the present disclosure, and be protected by the accompanying claims. </p><p id="p0015" num="0015">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0016" num="0016"> [0010] Many aspects of the present disclosure can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views. </p><p id="p0017" num="0017"> [0011] FIG. 1 A is a circuit diagram illustrating an example of an analog realization of a chaos generator using four op-amps with capacitors of 1 nF. </p><p id="p0018" num="0018"> [0012] FIG. 1B is a circuit diagram illustrating an example of an analog realization of a chaos generator using 20 MOS transistors with capacitors of 50nF. </p><p id="p0019" num="0019"> [0013] FIG. 2 is a schematic block diagram illustrating an example of a digital realization of a chaos generator for generating a chaotic output in accordance with various embodiments of the present disclosure. </p><p id="p0020" num="0020"> [0014] FIG. 3 is a graphical representation of an example of a system or apparatus that includes a chaos generator such as in FIG. 2 in accordance with various embodiments of the present disclosure. 
<!-- EPO <DP n="6"/>-->
 [0015] FIGS. 4A and 4B are a schematic block diagrams illustrating an example of arithmetic optimization of the digital chaos generator of FIG. 2 in accordance with various embodiments of the present disclosure. </p><p id="p0021" num="0021"> [0016] FIG. 5 illustrates an example of a 16-bit fixed-point number realization in accordance with various embodiments of the present disclosure. </p><p id="p0022" num="0022"> [0017] FIGS. 6A-6C illustrate examples of histograms and zero and one bit distributions of the output of the digital chaos generator of FIG. 2 before and after postprocessing in accordance with various embodiments of the present disclosure. </p><p id="p0023" num="0023"> [0018] FIGS. 7A-7C illustrate examples of power distribution spectrums of the normalized output of the digital chaos generator of FIG. 2 before and after postprocessing in accordance with various embodiments of the present disclosure. </p><p id="p0024" num="0024"> [0019] FIGS. 8A and 8B illustrate examples of phasor trajectory diagrams of simulated and implemented output of the digital chaos generator of FIG. 2 in accordance with various embodiments of the present disclosure. </p><p id="p0025" num="0025"> [0020] FIG. 9 is a plot of the maximum Lyapunov exponent (MLE) for the digitally chaos generator time series and the original differential equation in accordance with various embodiments of the present disclosure. </p><p id="p0026" num="0026"> [0021] FIGS. 10A-10C illustrate examples of the output of the digital chaos generator of FIG. 2 before and after post-processing in accordance with various embodiments of the present disclosure. </p><p id="p0027" num="0027"> [0022] FIG. 11 is a schematic block diagram illustrating another example of a digital realization of a chaos generator for generating a chaotic output in accordance with various embodiments of the present disclosure. </p><p id="p0028" num="0028"> [0023] FIG. 12 illustrates an example of a 32-bit fixed-point number realization in accordance with various embodiments of the present disclosure. </p><p id="p0029" num="0029"> [0024] FIG. 13 is a plot of the maximum Lyapunov exponent (MLE) for the digitally chaos generator time series for Runge-Kitta Fourth order, mid-point, and Euler 
<!-- EPO <DP n="7"/>-->
 numerical solutions and the original differential equation in accordance with various embodiments of the present disclosure. </p><p id="p0030" num="0030"> [0025] FIGS. 14A-14C illustrate examples of phasor trajectory diagrams of Runge- Kitta Fourth order, mid-point, and Euler numerical solutions and the original differential equation of FIG. 13 in accordance with various embodiments of the present disclosure. </p><p id="p0031" num="0031"> [0026] FIG. 15 illustrates examples of average area utilization and cycle delay for the different digital chaos generator implementations of FIG. 11 in accordance with various embodiments of the present disclosure. </p><p id="p0032" num="0032"> [0027] FIGS. 16A-16C illustrate examples of the output of the digital chaos generator of FIG. 11 for Runge-Kitta Fourth order, mid-point, and Euler numerical solutions in accordance with various embodiments of the present disclosure. </p><p id="p0033" num="0033"> [0028] FIGS. 17 and 18 are a schematic block diagrams illustrating other examples of digital chaos generators for generating a chaotic output in accordance with various embodiments of the present disclosure. </p><p id="p0034" num="0034"> [0029] FIG. 19 is a plot of an example of a nonlinear staircase function in accordance with various embodiments of the present disclosure. </p><p id="p0035" num="0035"> [0030] FIG. 20 is a plot of a V-shape multi-scroll attractor in accordance with various embodiments of the present disclosure. </p><p id="p0036" num="0036"> [0031] FIGS. 21-23 are plots illustrating examples of V-shape and heart-shape multi-scroll attractors in accordance with various embodiments of the present disclosure. </p><p id="p0037" num="0037"> [0032] FIGS. 24-27 are schematic block diagrams illustrating examples of digital realizations of chaos generators for generating a chaotic output in accordance with various embodiments of the present disclosure. </p><p id="p0038" num="0038">DETAILED DESCRIPTION 
<!-- EPO <DP n="8"/>-->
 [0033] Disclosed herein are various embodiments related to digital chaotic differential equation-based systems and methods. For example, embodiments of a fully digital chaotic differential equation-based random number generator (RNG) are presented. As another example, embodiments of a fully digital chaotic differential equation-based Lorenz butterfly chaotic attractor are presented. Reference will now be made in detail to the description of the embodiments as illustrated in the drawings, wherein like reference numbers indicate like parts throughout the several views. </p><p id="p0039" num="0039"> [0034] Many analog-based realizations for chaotic behavior as a RNG are known. For example, some analog-based realizations may include discrete chaotic mapping or Chua's double scroll attractor. Hyperbolic tangent functions are typically used as a nonlinear element of the analog-based generators. </p><p id="p0040" num="0040"> [0035] The analog chaos generators are typically sensitive to external factors. For example, analog chaos generators may be sensitive to running conditions, process variations, or high operating temperatures. In addition, initial conditions cannot always be set precisely in an analog-based generator. Analog-based chaotic circuits also typically require a relatively large on-chip area for the state capacitors realization. On the other hand, a digital implementation has many advantages such as, e.g. , a very small integrated area for high throughput, no capacitors or inductors are needed, initial conditions are set precisely, simple controllability, portability (working in the same way in different environments conditions), repeatability (having the ability of reproducing exactly the same sequence as many times as required), improved reliability, and wide noise margins. </p><p id="p0041" num="0041"> [0036] A chaos generator may be described as one of the simplest realizations for a chaotic behavior, from the analog point of view, by the following differential equation, </p><p id="p0042" num="0042">- X = X + B X + X EQN. 1 where the nonlinear element is defined as, 
<!-- EPO <DP n="9"/>-->
 
<img id="imgf000009_0001" he="15" wi="78" file="imgf000009_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 </p><p id="p0043" num="0043"> [0037] Although this example is relativity simple compared with other chaos generators, its analog implementation is still considered very large relative to the proposed digital realizations in the present disclosure. FIGS. 1A and 1B show analog realizations of the chaotic system of EQN. 1. The realization of FIG. 1 A includes three large 1 nF capacitors, four operational amplifiers and many resistances, while a MOS realization shown in FIG. 1B includes 20 large transistors and three huge 50nF capacitors. </p><p id="p0044" num="0044"> [0038] Because chaotic systems are used in digital systems, the outputs of an analog chaos generator circuit are sometimes digitized. These systems use even more on-chip area, or external analog-to-digital (A D) converters, which tends to reduce the efficiency and increase the cost and size of the analog chaos generator circuits. Also, tolerances in practical implementations of the chaos circuits remarkably decrease the quality of the output (Entropy). As a result of these drawbacks, many theoretically useful properties of RNGs such as, efficiency, repeatability, portability, cannot be achieved using an analog-based circuit realization. </p><p id="p0045" num="0045"> [0039] In the present disclosure, a fully digital implementation of this generator is introduced. Digital realizations may also be implemented for many of the other more complicated analog generators. </p><p id="p0046" num="0046">I. Digital Realization </p><p id="p0047" num="0047"> [0040] A differential equation-based chaos generator may be digitally implemented by realizing the numerical solution of its differential equation. For the EQN. 1 , which simply describes a chaotic behavior, let Y = X and / <sup>'</sup> . = X. Such a relationship can be solved numerically using any numerical technique, e.g., using an Euler method, such that, </p><p id="p0048" num="0048"> Xrt<sub>&gt;</sub> = F{X.Y) = X, + hY, EQN. 3 
<!-- EPO <DP n="10"/>-->
 = G(Y,z) = Y, + hz, EQN. 4</p><p id="p0049" num="0049">Ζ,<sub>+Λ</sub> = H(X, Y,Z) = Z, - h(Z, + Y, BfYJ + X,) EQN. 5 where t expresses the time and h is the time step. </p><p id="p0050" num="0050"> [0041] Referring to FIG. 2, shown is an example of a fully digital realization of a chaos generator based upon EQNS. 3-5 using a simple register transfer module. In the example of FIG. 2, the state variables X, K and Z are implemented as registers 208, rather than capacitors as in the analog realizations (which have several drawbacks that make them unsuitable for many applications that would benefit from an all-digital implementation such as, e.g., an RNG). In the example of FIG. 2, each of the EQNS. 3-5 is realized as a combinational functional unit (also referred to herein as a digital logic module) 206. Such a digital implementation may be interpreted as a nonlinear extension of linear feed-back shift registers. Since the generator output is chaotic, the period of the output repetition reaches infinity with an efficient digital implementation. </p><p id="p0051" num="0051"> [0042] Referring next to FIG. 3, shown is a graphical representation of a system or apparatus 300 that is suitable for generating a fully digital chaotic output. The system or apparatus 300 includes a digital circuit 304, a circuit card 302 coupled to the digital circuit 304, and a power supply 312 coupled to the circuit card 302. While the example of FIG. 3 illustrates the digital circuit 304 mounted on the circuit card 302, in other implementations the digital circuit 304 may be included in a system on a chip (SoC) or other appropriate implementation. In such an embodiment, the digital circuit 304 may include a plurality of digital state registers 308, and one or more digital logic modules 306 coupled to the plurality of digital state registers 308. The one or more digital logic modules 306 are configured to receive a first value from two or more of the plurality of digital state registers 308 and return a second value to the one or more digital state registers 308, the second value determined with logic in the digital logic modules 306 configured according to a numerical function equivalent of a chaotic differential equation. 
<!-- EPO <DP n="11"/>-->
 [0043] For example, in one embodiment for implementing the fully digital realization of FIG. 2, a digital circuit 304 for generating a chaotic output includes a plurality of digital state registers 308, and one or more digital logic modules 306 coupled to the plurality of digital state registers 308. The one or more digital logic modules 306 may receive a first value from each of two or more of the plurality of digital state registers 308 and set a second value in one of the two or more of the plurality of digital state registers 308, the second value determined by logic in the digital logic modules 306 configured according to a numerical solution to a chaotic differential equation. </p><p id="p0052" num="0052"> [0044] In another embodiment, the digital circuit 304 may include a plurality of digital shift registers, each configured to receive an input and produce an output. Also, the digital circuit 304 may include a plurality of digital logic modules 306, each configured to receive the output from a subset of two or more of the plurality of digital shift registers and to provide the input for setting a state of at least one of the subset of the plurality of digital shift registers, the plurality of digital logic modules 306 each configured according to a portion of a numeric solution to a chaotic differential equation. </p><p id="p0053" num="0053"> [0045] In one embodiment, the digital logic modules 306 may be configured according to a Runge-Kutta Fourth-order numerical solution to the chaotic differential equation. In another embodiment, the digital logic modules 306 may be configured according to a mid-point numerical solution to the chaotic differential equation. In still another embodiment, the digital logic modules 306 may be configured according to an Euler numerical solution to the chaotic differential equation. </p><p id="p0054" num="0054"> [0046] In some embodiments, the digital logic modules 306 may determine the plurality of second values according to addition operations rather than multiplication operations. This optimization of eliminating multiplication operators and associated circuitry may significantly reduce the physical size of the digital logic modules 306 and associated digital circuit 304. 
<!-- EPO <DP n="12"/>-->
 [0047] Additionally, the digital circuit 304 may include a post-processing module 310 configured to discard a highest significant bit. Additionally, the post-processing module 310 may discard a lowest significant bit. In a further embodiment, the post-processing module 310 may combine the states of the plurality of digital shift registers to generate a single random output. The post-processing module 310 may include all-digital circuit elements. </p><p id="p0055" num="0055"> [0048] In one embodiment, the digital circuit 304 is configured to generate a random numeric output. The random numeric output may be used in, e.g. , networking security, digital watermarking, data hiding, and/or encoding applications. </p><p id="p0056" num="0056"> [0049] In another embodiment, the digital circuit 304 is configured to generate chaos-based digital modulation and demodulation output such as, e.g., a chaos shift key (CSK) output. Applications of this type of circuit output may include chaotic on-off keying, differential CSK, frequency modulated DCSK, symmetric CSK, and quadrature CSK. </p><p id="p0057" num="0057"> [0050] The circuit card 302 may provide structural support and electrical connections to the digital circuit 304. Additionally, the power supply 312 may supply electrical power to the digital circuit 304. In a further embodiment, the apparatus 300 may include a digital clock signal source 314 coupled to the digital circuit 304. The digital circuit 304 may also include a digital clock signal line coupled to each of the plurality of digital shift registers to provide a clock signal for operating the digital shift registers. </p><p id="p0058" num="0058"> [0051] The digital circuit 304 may be embodied in various mediums. For example, the digital circuit may be implemented in an Application-Specific Integrated Circuit (ASIC), a Digital Signal Processor (DSP), a Field Programmable Gate Array (FPGA), a microcontroller, or the like. Although certain features of the apparatus 300 and digital circuit 304 have been described as integral to the digital circuit 304 or external to the digital circuit 304, this illustration is not intended to be limiting in any way. For example, 
<!-- EPO <DP n="13"/>-->
 in some embodiments, the power source 312 or the digital clock source 314 may be integrated with the digital circuit 304. In other embodiments, the digital state registers 308 and digital logic modules 308 may be implemented in separate digital circuits 304. One of ordinary skill in the art will recognize that a variety of possible configurations may exist. </p><p id="p0059" num="0059"> [0052] In one embodiment, the digital clock signal has a first clock edge and a second clock edge. On the first clock edge, the digital shift registers are configured to provide the input to one or more of the plurality of digital logic modules 306. On the second edge, each of the digital shift registers is configured to receive the output from one of the plurality of digital logic modules 306. </p><p id="p0060" num="0060"> [0053] In a further embodiment, the digital circuit 304 may include the digital postprocessing module 310 configured to generate a chaotic output in response to the outputs received by each of the plurality of digital shift registers. The digital postprocessing module 310 may discard a highest significant bit, discard a lowest significant bit, and/or combine the state of the plurality of digital shift registers to generate a single random output. </p><p id="p0061" num="0061"> [0054] In a particular embodiment, the digital logic module 306 comprises a plurality of digital adders. This configuration may optimize performance of the digital circuit 304 as well as reduce the physical size of the digital circuit 304 by eliminating multiplication circuitry. </p><p id="p0062" num="0062"> [0055] In one embodiment, the digital circuit 304 may generate a random number output, a fixed-point output, or an output that includes a CSK. As shown in FIG. 3, these outputs may be communicated to and/or utilized by a variety of recipients, including a networking device 316, such as a modem or router, a non-transitory storage medium 318 such as, e.g., a hard disk or a memory device, a personal data assistant (PDA) 320, or a computing device 322. 
<!-- EPO <DP n="14"/>-->
 II. Arithmetic Optimizations </p><p id="p0063" num="0063"> [0056] Some arithmetic optimizations may be introduced for improving both the area and the delay of the system. </p><p id="p0064" num="0064"> A. Multiplication Elimination </p><p id="p0065" num="0065"> [0057] In EQNS. 3, 4 and 5, four multiplication operations are needed. Eliminating such multiplications can significantly reduce the area utilized by the implementation. Since the system may behave chaotic for intervals of h and a (not a single defined point), h and a may be selected such that: h = 2"' EQN. 6 a = 2*' EQN. 7 where a, b &gt; 0. By choosing these constants to be in the powers of two, the area consuming multiplication operations are replaced with simple shift operations. These operations are realized by only shift in the wiring of the previous operation output. For example, 4 and 2 may be selected as suitable values for a and b respectively. </p><p id="p0066" num="0066"> [0058] Referring to FIG. 4A, shown is a schematic diagram illustrating the realization of EQN. 5 before the arithmetic optimization, while FIG. 4B shows it after the optimization has been applied, which eliminates the area consuming multiplications. The arrowed variables a and b in FIG. 4B represent the wired shifts. </p><p id="p0067" num="0067"> B. Adders Optimization </p><p id="p0068" num="0068"> [0059] Since EQN. 5 may be the bottleneck of the digital chaos generator, fast carry-look-ahead adders (CLA) may be used in its implementation as illustrated in FIG. 4B. On the other hand, normal carry-propagate adders may be used within EQNS. 3 and 4 for area saving. A carry-save adder (CSA) may be used for adding three inputs simultaneously as shown in FIG. 4B. 
<!-- EPO <DP n="15"/>-->
 C. Fixed-point Representation </p><p id="p0069" num="0069"> [0060] In some embodiments, the output of the digital chaos generator may be within an interval bounded by a maximum and minimum. The output integer part may be secured to be bounded within the interval. Using a fixed-point number </p><p id="p0070" num="0070">representation is beneficial for such a system realization. Such a selection may reduce the circuit area and delay significantly without significantly affecting the output precision, due to the already known small bounds values. Additionally, the system may model a chaotic behavior and not calculate very high precision numbers. So, the numbers in the circuit may be represented as fixed-point numbers. For example, the most significant bit may be used for the sign, the following three bits for the integer part, and the rest of the bits for the fraction part. FIG. 5 illustrates an example of a 16-bit fixed-point representation. This elimination may add extra nonlinearity for the circuit and improve its chaotic behavior. </p><p id="p0071" num="0071"> [0061] According to simulation results, representing numbers with less than 16-bits may cause the output to not be chaotic. To avoid non-chaotic outputs, a fixed-point representation of 16-bits or more is used for describing the numbers in the system. As noted above, FIG. 5 shows the organization of an example of a fixed-point number representation. In alternative embodiments, other fixed point representations of the same or deferent length may be used. </p><p id="p0072" num="0072"> D. Nonlinear Function Implementation </p><p id="p0073" num="0073"> [0062] In embodiments where a fixed point representation is used, the nonlinear element may be realized by an enable (En) line and an array of AND gates as illustrated in FIG. 4B. The enable (En) line may be active in case where Y≤ 1 , neutralizing the AND gates and passing a shifted version of Y. In the other case the enable may be reset, which passes zeros through the gates array. The enable Boolean equation may given by </p><p id="p0074" num="0074"> Et iblr - · i<sup>'</sup>./y { 1 1} - y { ί 3) + 5/ ( 12;) . EQN. 8 
<!-- EPO <DP n="16"/>-->
 In the example of EQN. 8, the inputs correspond to sign bit and integer bits of FIG. 5. III. Post-Processing </p><p id="p0075" num="0075"> [0063] Post-processing techniques may be used for improving the properties and curing some statistical defects of generated random sequences, but in return these techniques may reduce the throughput of the chaos generator. For example, postprocessing techniques such as a Von Neumann technique, bit skipping, or bit counting have produced an improvement in the statistical properties of analog chaos generators. However, experimental results have shown that these techniques did not show significant improvement when employed with a digital chaos generator. Based on digital chaos generator properties and statistical observations, ad-hoc digital postprocessing techniques may be used. The ad-hoc digital post-processing techniques may include one or more of the following steps, which may or may not be performed in the sequential order listed. </p><p id="p0076" num="0076"> [0064] Step 1 : Digital chaos generators can suffer from short term predictability. Discarding one or more of the highest significant bits and keeping only the lowest ones may improve the output properties significantly, thereby removing the short term predictability of the digital chaos generator. </p><p id="p0077" num="0077"> [0065] Step 2: The distribution of the odd and even numbers, and so the ones and zeros, may not be balanced. In one embodiment, the post-processing method may balance the output distribution by discarding the lowest significant bit. </p><p id="p0078" num="0078"> [0066] Step 3: Experimental results have shown that attaching the three outputs of the digital chaos generator in one sequence improves both the throughput and the statistical properties of the output. In general, the digital post-processing may be based on discarding the group of bits with statistical defects, especially the highest significant bits for chaotic systems. The exact number of bits to keep and discard may be selected based upon experimental results. This selection may be made such that bits from 1 to 6 are only kept, in the case of step 2, with a symbols range from 0 to 63. While in step 
<!-- EPO <DP n="17"/>-->
 3, bits 1 to 3 from each variable may be attached together (or concatenated) forming a circuit output with a symbols range from 0 to 511. </p><p id="p0079" num="0079"> [0067] Such embodiments of a digital post-processing method improve the symbols and zeros and ones distributions significantly, as shown in FIGS. 6A-6C. FIG. 6A shows a histogram of the symbols and the ratio of zero and one bits before applying the post-processing. The histogram was calculated for a data set of more than 11 million symbols. The histogram may change from a Gaussian-like distribution of FIG. 6A to a nearly uniform distribution after a post-processing technique has been applied as illustrated in FIGS. 6B and 6C. FIG. 6B illustrates a histogram of the symbols after application of step 2 of the post-processing described above. FIG. 6C illustrates a histogram of the symbols after application of step 3 of the post-processing described above. FIGS. 6B and 6C also show that the applied post-processing techniques balances the zero to one ratio in the chaos generator output. </p><p id="p0080" num="0080"> [0068] In the same fashion, the post-processing significantly improved the frequency response of the circuit output. Spectrums of the normalized output of the digital chaos generator circuit before and after post-processing are shown in FIG. 7A and FIGS. 7B-7C, respectively. FIGS. 7B and 7C show that application of step 2 and step 3 of the post-processing spreads the power more evenly over the frequency spectrum similar to that of white noise. </p><p id="p0081" num="0081">IV. Examples </p><p id="p0082" num="0082"> A. Chaos Generator </p><p id="p0083" num="0083"> [0069] Simulations of the digital chaos generator output show chaotic behavior that is significantly improved over analog chaos generators and match with the numerically solved equations using ATLAB. Referring to FIG. 8A, shown are examples of a phasor trajectory diagrams of the MATLAB simulations of a digital chaos generator output. FIG. 8B shows corresponding phasor trajectory diagrams of the digital chaos generator output. FIGS. 8A and 8B illustrate the chaotic behavior of the generated time 
<!-- EPO <DP n="18"/>-->
 series and the matching MATLAB simulations. As shown in FIGS. 8A and 8B, a digital output that is more distributed expresses a better chaotic performance. </p><p id="p0084" num="0084"> [0070] While a visual inspection appears to indicate a chaotic phasor trajectory diagram, it may not be a sufficient proof for chaos. Referring to FIG. 9, the generated time series was shown to be chaotic by calculating its maximum Lyapunov exponent 902 for the digitally created time series. The numerically calculated exponent 902 saturates at a value of 0.398 after 250,000 iterations. The positive value of the exponent shows the chaotic behavior of the generated data. The Lyapunov exponent 904 for the original differential equation was also calculated, showing a maximal exponent saturating at 0.297. The improvement in the chaotic response was due to the nonlinearity that was added to the system by the digital implementation, such as the finite number representation used in any digital system. FIG. 9 shows the maximum Lyapunov exponent (MLE) for both of the generated time series 902 and the original differential equation 904 versus the number of iteration of numerical solution. </p><p id="p0085" num="0085"> 1. Implementation </p><p id="p0086" num="0086"> [0071] A 16-bit fully digital chaos (random number) generator describing EQN. 1 was simulated using Verilog hardware descriptive language (HDL) and implemented on Altera® FPGAs using an Altera Quarus® II package. Even using an FPGA, the system fits in a very small area and expresses high throughput. The Verilog implementation of the digital chaos generator was also simulated using the GNU Icarus Verilog. TABLE 1 shows the area utilization of the 16-bit digital chaos generators for various Altera Stratix® III and IV FPGAs. TABLE 1 shows the utilization percentage of logic, memory and register units as well as the total area utilization. The results show that the embodiment of a digital random number generator may fit into an extremely small area, showing very high area utilization. The 16-bit digital chaos generator can fit in less than 0.019% of the Stratix® IV EP4SGX530KH40C2(ES) FPGA device. 
<!-- EPO <DP n="19"/>-->
 FPGA Device Logic Memory Registers Total Area</p><p id="p0087" num="0087">EP4SGXS30KH40C2 0.035% 0% 0.01 1 % 0.019%</p><p id="p0088" num="0088">EP4SGXS30NF4SC2ES 0.036 0% 0.011 % 0.019%</p><p id="p0089" num="0089">EP4S40G2F40-1 0.083 0% 0.026 0.044</p><p id="p0090" num="0090">EP3SL200H780C2 0.096 0% 0.030 0.050</p><p id="p0091" num="0091">TABLE 1 : Detailed area utilization in percent for the 16-Chaos </p><p id="p0092" num="0092"> Generators for various Altera Stratix® III and IV FPGAs. </p><p id="p0093" num="0093"> [0072] TABLE 2 shows the maximum frequency in MHz and the maximum throughput in MBits/sec for one embodiment of a 16-bit chaos generator, before and after post-processing is applied. The post processing decreases the throughput from 16 bits/cycle to 9 bits/cycle. </p><p id="p0094" num="0094"><img id="imgf000019_0001" he="36" wi="127" file="imgf000019_0001.tif" img-format="tif" img-content="table" orientation="portrait" inline="no"/></p><p id="p0095" num="0095"> TABLE 2: Maximum frequency in MHz and throughput in MBits/sec for </p><p id="p0096" num="0096"> the 16-bit chaos generator (before post-processing/after postprocessing), for various Altera Stratix® III and IV FPGAs. </p><p id="p0097" num="0097"> [0073] FIGS. 10A-10C shows an example of the digital chaos generator output versus time before (FIG. 10A) and after (FIGS. 10B and 10C) applying the postprocessing described above. FIG. 10B illustrates the generator output after application of step 2 of the post-processing and FIG. 10C illustrates the generator output after application of step 3 of the post-processing. From FIGS. 10A-10C, it appears that the applied post-processing decreases the predictability of the digital chaos generator output. Also the post-processing increases the power of the higher frequency components, as illustrated in the normalized output power spectrum of FIGS. 7B and 7C. 
<!-- EPO <DP n="20"/>-->
 2. Statistical Test </p><p id="p0098" num="0098"> [0074] While the digital chaos generator output has been shown to be random, one embodiment was tested using the National Institute of Standards and Technology (NIST) Sp. 800-22 random tests package for demonstrating the statistical improvement introduced by applying the purposed post-processing. The test was applied on the outputs of different design phases, and the final post-processed system output was found to pass all of the 15 Sp. 800-22 tests with a success rate of 100%. TABLE 3 shows the results of the NIST Sp. 800-22 statistical test. The results are given for the original output and different post processing techniques: (a) no post-processing; (b) bit- counting technique (each four bit is counted together); (c) Von Neumann postprocessing; (d) post-processing (step 2) in which only the bits from 1 to 6 are kept from x, and (e) post-processing (step 3) in which bits from 1 to 3 are kept from the three variables and attached together. </p><p id="p0099" num="0099"> [0075] TABLE 3 shows the proportion value (PP) as a fraction of one, and the validity of the P-values distribution, the P-value of the P-values (PV). Accordingly, the PV is valid for values greater than 0.0001. For the final output, the minimum PV was 0.066 and the maximum was 0.91. The throughput (TP) in bits per cycle is also given for each case. The NIST results show that bit-counting and a Von Neumann improvement over the original data is not sufficient for passing all the tests. Also, even with the improvement introduced by step 3 of the purposed post-processing (keeping bits from 1 to 6), not all of the 15 tests were passed. By adding step 3 of attaching together bits 1 to 3 from the three variables, the post-processing successfully passed 100% of the tests. 
<!-- EPO <DP n="21"/>-->
 (a) (b) (c) (d) (e)</p><p id="p0100" num="0100">PV PP PV PP PV PP PV PP PV PP </p><p id="p0101" num="0101"> Frequency 0.5 V 0.5 0.9 1 1</p><p id="p0102" num="0102">B. Frequency 0.3 0.3 V 0.9 1 1</p><p id="p0103" num="0103">C. Sums 0.4 V 0.4 0.9 V 1 V 1</p><p id="p0104" num="0104">Runs 0.3 0.8 V 0.9 0.9 1</p><p id="p0105" num="0105">Longest Run 0.2 V 0.8 1 1 1</p><p id="p0106" num="0106">Rank 0 0 1 0.97 V 1</p><p id="p0107" num="0107">FFT 1 V 1 V 0.9 V 1 V 1</p><p id="p0108" num="0108">N.O. Temp. 1 V 1 1 V 1 1</p><p id="p0109" num="0109">0. Temp. 0 0 0 V 0.6 1</p><p id="p0110" num="0110">Universal 0 0 0 1 1</p><p id="p0111" num="0111">App. Entropy 0 0 0 1 V 1</p><p id="p0112" num="0112">R. Excur. 0 0 0 1 V 1</p><p id="p0113" num="0113">R. Excur. V. 0 0 0 1 V 1</p><p id="p0114" num="0114">Serial 0 0 0.1 0.6 1</p><p id="p0115" num="0115">L. Complexity 0.9 V 1 1 1 V 1</p><p id="p0116" num="0116">TP [bits/cycle] 16 4 3.36 6 9</p><p id="p0117" num="0117">TABLE 3: NIST Sp. 800-22 test results for (a) no post processing, (b) bit- counting technique (each four bit is counted together), (c) Von Neumann post-processing, (d) post processing in which only the bits from 1 to 6 are kept from x, and (e) post processing in which bits from 1 to 3 are kept from the three variables and attached together. The table shows the proportion value (PP), and the validity of the P-values distribution (PV). The throughput (TP) in bits per cycle is given for each case. </p><p id="p0118" num="0118"> B. Lorenz Butterfly Chaos Attractor </p><p id="p0119" num="0119"> [0076] Lorenz butterfly chaotic attractor is a well-known chaotic system, introduced by E. D. Lorenz in 1961. This system was defined by three differential equations, with the multiplication operation as the nonlinear element, such that, </p><p id="p0120" num="0120"> X = a (Y - X) EQN. 9</p><p id="p0121" num="0121">Ϋ - (/&gt; - Z) X - Y EQN. 10 
<!-- EPO <DP n="22"/>-->
 Z = XY - βΖ EQN. 11 where α,β and p are the system parameters. </p><p id="p0122" num="0122"> [0077] In general, chaotic oscillators have found applications in digital </p><p id="p0123" num="0123">communication systems as a key component in the chaos shift keying (CSK). Also chaos generators are considered to be one of the main sources of random number generation. Many analog implementations of the Lorenz attractor have been introduced, either using discrete op-amps or even using MOS transistors. </p><p id="p0124" num="0124"> [0078] The present disclosure describes three different fully digital realizations for the butterfly (Lorenz) attractor. These realizations are based on different numerical solutions for the Lorenz differential equations (EQNS. 9-11 ). These digital chaos generators were built using Verilog HDL, and implemented on Altera® FPGAs using Altera Quartus® II package for proof of concept. The introduced digital </p><p id="p0125" num="0125">implementations utilize an extremely small area, which can fit into areas ranging from 0.033% to 0.36% of a Stratix® IV family FPGA, with a maximum throughput reaching up to 4.95 Gb/S. The introduced digital implementations do not include capacitors or inductors. It has been shown that a digital implementation adds an extra nonlinearity to the system. Also, the numerical solutions with less accuracy also add extra nonlinearity to the system and improve the chaotic response (Lyapunov exponent) of the output. These techniques use fewer resources while expressing higher performance. </p><p id="p0126" num="0126"> 1. Numerical Solution </p><p id="p0127" num="0127"> [0079] In one embodiment, the Lorenz system may be realized by solving its differential equation using Runge-Kutta fourth-order, mid-point, or Euler techniques. These techniques range from simple implementations to highly accurate realizations. In the following subsection, the three techniques are introduced. To begin, assume the following differential equation, </p><p id="p0128" num="0128"> A = F<sub>A</sub> (A, D. . . .) EQN. 12 
<!-- EPO <DP n="23"/>-->
 i. Runge-Kutta Fourth-order </p><p id="p0129" num="0129"> [0080] EQN.12 can be solved using Runge-Kutta Fourth-order in the following steps, 
<img id="imgf000023_0001" he="5" wi="78" file="imgf000023_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 </p><p id="p0130" num="0130"> ; - F<sub>A</sub> ( A, + ().5!ιΚ<sub>Λί</sub> . B, + 0.5hK ....) EQN.13b </p><p id="p0131" num="0131">K<sub>M</sub> = F A^OShK^B, + ().5hK<sub>U3</sub>,...) EQN.13c * = <sub>A</sub> &lt;A + . /?,. +AK<sub>e</sub>,...<sup>'</sup>.) EQN.13d</p><p id="p0132" num="0132">.4,·,.,
<img id="imgf000023_0002" he="5" wi="57" file="imgf000023_0002.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 EQN.13e where ,· and <sub>ί+</sub>/ are the solutions of the variable A at steps / and i+1 respectively, and A is the time step. Evaluating the solution using this technique uses five vertically dependent calculations per each step. </p><p id="p0133" num="0133"> ii. Mid-point </p><p id="p0134" num="0134"> [0081] The solution can be evaluated less accurately using a midpoint technique that includes only two dependent calculations. The midpoint technique may be expressed as: </p><p id="p0135" num="0135"> Κ<sub>Λ</sub> = /',(/V. β,....) EQN.14a </p><p id="p0136" num="0136">A<sub>M</sub> = A, + h<sup>■</sup> Ι'<sub>Λ</sub>(Λ. + 0.5ΛΚ, , B, + 0.5Λ K„ ,...) EQN.14b iii. Euler </p><p id="p0137" num="0137"> [0082] The Euler technique is a one calculation per step technique. In return, it produces less accurate results compared with the Runge-Kutta Fourth-order or midpoint techniques. The Euler technique may be written as: </p><p id="p0138" num="0138">A^ =A^h-F<sub>A</sub>(A<sub>;</sub>, .....) EQN.15</p><p id="p0139" num="0139">2. Digital Implementation </p><p id="p0140" num="0140"> [0083] The digital system can be realized using a simple register transfer module. Three state variables X, Y and Z are implemented as registers, rather than capacitors 
<!-- EPO <DP n="24"/>-->
 as used in the analog realizations. The combinational transfer units in the scheme represent the numerical solution implementation. </p><p id="p0141" num="0141"> [0084] FIG. 11 shows a general schematic of the digital implementation of the chaos generator. The transfer functions F(X,Y), G(X,Y,Z), and H{X,Y,Z) represent the combinational functional realization of the numerical solutions generating the new state for the variables X, Y and Z respectively. The transfer functions are implemented as digital logic modules 1106 and the variables are implemented as registers 1108. The transfer functions may be obtained by applying EQNS. 13, 14, and 15 of the Lorenz system. </p><p id="p0142" num="0142"> [0085] Such embodiments of a digital implementation can be interpreted as a nonlinear extension for the linear feed-back shift registers. Since the output is chaotic, then the period of the output repetition reaches infinity with an efficient digital implementation. </p><p id="p0143" num="0143"> 3. Arithmetic Optimizations </p><p id="p0144" num="0144"> [0086] Some arithmetic optimizations are introduced in the following subsection for improving both the area utilization and the speed of the system. </p><p id="p0145" num="0145"> i. Multiplication Elimination </p><p id="p0146" num="0146"> [0087] Many of the required multiplications for the numerical solutions can be eliminated with the aid of suitable selection of the system parameters. The system parameters are selected to be in the powers of two, to transform the multiplications into simple wired shifts. For example, the parameters may be selected such that α=2<sup>3</sup>,β= 2 p=2<sup>5</sup>, and h=2<sup>'5</sup>. Eliminating such multiplications reduces the system's area significantly. </p><p id="p0147" num="0147"> [0088] While all the parameters have to be selected for producing a chaotic output, the time step (/i) may have another high impact on the total number of bits required for number representation in the system. On the other hand, the variable multiplications 
<!-- EPO <DP n="25"/>-->
 XY and XZ cannot be eliminated in some embodiments. These multiplications may be digitally implemented as a two's complement based multipliers. </p><p id="p0148" num="0148"> ii. Fixed-point Representation </p><p id="p0149" num="0149"> [0089] As discussed above, the outputs of the chaos generator may be maintained within intervals of bounded maximums and minimums. Therefore, a fixed-point numbers representation may be a very good selection for the system realization. This selection may reduce the circuit area and delay significantly. </p><p id="p0150" num="0150"> [0090] FIG. 12 shows the distribution of a 32-bit fixed point number representation used within one embodiment of the system. In alternative embodiments, other fixed point representations of the same or deferent length may be used. Such, selection may be governed by the bounding interval of the output, the bounding interval of the intermediate results, and the effect of the negative shift of the parameter (h). </p><p id="p0151" num="0151"> 4. Chaotic Response Improvement </p><p id="p0152" num="0152"> [0091] The finite representation of numbers in a digital system adds an extra nonlinearly to the digital chaos system, due to the truncated or rounded parts of the used numbers. This nonlinearity appears more in the fixed-point number representation and is amplified due to the sensitivity of the chaotic systems. The added nonlinearity may reflect as a better chaotic response with higher maximum Lyapunov exponents. </p><p id="p0153" num="0153"> [0092] In such embodiments, the numerical solution for the system adds an extra nonlinearity. One unexpected result is that the less accurate numerical solution adds more nonlinearity to the system compared with the higher accurate solution, given that all of the solutions are maintaining a chaotic response. </p><p id="p0154" num="0154"> [0093] FIG. 3 shows the calculated maximum Lyapunov exponent ( LE) for the different numerical solution implementations and the original differential equation. The calculated MLEs show that the digital realizations have a better chaotic response than the original differential equation. Also, the calculated values show that numerical solutions with less accuracy exhibit a better chaotic response. This improvement in 
<!-- EPO <DP n="26"/>-->
 response may be due to the added nonlinearity by the less accurate solution. The calculated MLEs are 1.59, 1.24, 1.18, and 0.87 for the Euler 1302, mid-point 1304, and Runge-Kutta fourth-order 1306 generated time series and the original differential equations 1308 respectively. </p><p id="p0155" num="0155"> 5. Experimental Results </p><p id="p0156" num="0156"> [0094] Embodiments of the described digital chaos generators were built using Verilog HDL, and simulated using the GNU Icarus Verilog, and for Altera FPGAs using Altera Quartus® II package. The digital chaos system was synthesized with the build for speed option selected. </p><p id="p0157" num="0157"> [0095] The circuit simulation output show an excellent chaotic behavior. The chaotic response of the three digital chaos generator implementations were verified by a butterfly phaser diagram of the output. The generated time series was also shown to be chaotic by calculating its MLE for the digitally generated time series. The numerically calculated MLE was made using 250,000 iterations as shown in FIG. 13. The positive value of the MLE confirms the chaotic behavior of the generated data. </p><p id="p0158" num="0158"> [0096] FIGS. 14A-14C show the phasor diagrams of the circuit output of the three different digital implementations. As seen from the diagrams, the Euler realization (FIG. 14C) for the attractor covers more area and is more distributed over the covered area, compared with Runge-Kutta fourth-order (FIG. 14A) and mid-point (FIG. 14B) implementations, which can be interpreted as a better chaotic response. Also, the phasor diagrams show that mid-point realization (FIG. 14B) expresses slightly better chaotic response compared with that of Runge-Kutta fourth-order (FIG. 14A). These results are consistent with the MLE results of FIG. 13. </p><p id="p0159" num="0159"> i. Circuit Resources </p><p id="p0160" num="0160"> [0097] The digital realization of the 32-bit chaos generator uses an extremely small area, which can fit into areas ranges from 0.033% to 0.36% of a Stratix® IV family FPGA, depending on the numerical solution realized and the available resources of the 
<!-- EPO <DP n="27"/>-->
 FPGA. The throughput of the digital chaos generator circuit also varies depending on the numerical solution. While the Runge-Kutta fourth-order implementation did not provide a throughput of more than 0.988 Gb/S, the Euler realization reached a maximum throughput of up to 4.95 Gb/S. </p><p id="p0161" num="0161"> [0098] TABLE 4 shows the detailed area utilization in percent and maximum frequency and throughput for the different implementations of the digital chaos generator. This data was calculated using Altera Quarus® II for three different Stratix® IV family FPGAs. </p><p id="p0162" num="0162"> [0099] FIG. 15 shows the average area utilization in percent and the cycle delay for the three digital circuit realizations. FIG. 15 and the MLE data of FIG. 13 support the idea that the higher accuracy techniques require more on-chip-area and delay, but without introducing any improvement in the chaotic response. </p><p id="p0163" num="0163"> [00100] The time series outputs of the three digital chaos generators are shown in FIGS. 6A-16C. Since the critical points of the Lorenz system are symmetric around the X = 0 plane, the rate of zero-crossing of variable X is proportional to the jumping between the critical points. For a test set of one million iterations, the zero-crossing of the variable X is 8.3%, 8.4% and 1.2% for Runge-Kutta fourth-order (FIG. 16A), midpoint (FIG. 16B), and Euler (FIG. 16C) implementations, respectively. 
<!-- EPO <DP n="28"/>-->
</p><p id="p0164" num="0164">Total Max. Max.</p><p id="p0165" num="0165">Logic Memory Registers </p><p id="p0166" num="0166"> FPGA Device Method Area Freq. TP </p><p id="p0167" num="0167"> (%) (%) (%) </p><p id="p0168" num="0168"> (%) (MHz) (Gb/S)</p><p id="p0169" num="0169">RK 4<sup>th</sup>-</p><p id="p0170" num="0170">0.832 0 0.0683 0.3602 30.63 0.98 Order </p><p id="p0171" num="0171"> EP4SGXS30K </p><p id="p0172" num="0172"> MidH40C2 0.3585 0 0.0683 0.1707 66.86 2.204 point </p><p id="p0173" num="0173"> Euler 0.1835 0 0.0683 0.1007 154.77 4.953</p><p id="p0174" num="0174">RK 4<sup>,h</sup>-</p><p id="p0175" num="0175">0.2753 0 0.0226 0.1192 29.17 0.933 Order </p><p id="p0176" num="0176"> EP4SGX530H </p><p id="p0177" num="0177"> MidH35C2 0.1271 0 0.0226 0.0599 62.19 1.989 point </p><p id="p0178" num="0178"> Euler 0.0607 0 0.0226 0.0333 140.06 4.482</p><p id="p0179" num="0179">RK 4<sup>th</sup>-</p><p id="p0180" num="0180">0.833 0 0.0683 0.3605 30.88 0.988 Order </p><p id="p0181" num="0181"> EP4SGX180D </p><p id="p0182" num="0182"> MidF29C2X 0.3585 0 0.0683 0.1707 68.89 2.204 point </p><p id="p0183" num="0183"> Euler 0.1835 0 0.0683 0.1007 150.88 4.828</p><p id="p0184" num="0184">TABLE 4: Detailed area utilization in percent and maximum frequency </p><p id="p0185" num="0185"> and throughput (TP) for the different implementations of a digital chaos generator on various Altera Stratix® IV FPGAs. </p><p id="p0186" num="0186"> C. Jerk-Equation Oscillators </p><p id="p0187" num="0187"> [00 01] Digital implementations of nonlinear jerk-equations may also be used as a chaos generator. The digital design of four jerk -equation based systems is examined using third-order nonlinear ordinary differential equations (ODEs) that are harmonic oscillators with a nonlinear memory term. These systems may be generally defined as: </p><p id="p0188" num="0188"> X = - AX - BX + G {X) EQN. 16 where G{X) defines the nonlinear element for the four different systems, such that: 
<!-- EPO <DP n="29"/>-->
 { C \X \ - D System 1 </p><p id="p0189" num="0189"> CX - D - sgn (X) System 2 </p><p id="p0190" num="0190"> -C System 3 </p><p id="p0191" num="0191"> [ -CX - l) System </p><p id="p0192" num="0192">[00102] 16-bit and 32-bit versions of each system were implemented. In some embodiments, the outputs were transformed through subtraction or bitwise XOR to yield new chaos systems. The statistical distribution of the output data is shown to be dependent upon the post-processing. A digital realization allows for controllable versions of each system that can switch between periodic and chaotic modes of operation based upon the selection input. All systems were designed in Verilog HDL and experimentally verified on a Xilinx Virtex 4 FPGA with the outputs obtained by an oscilloscope from the synthesized circuit. All four implemented digital chaos generators were compact with logic utilization ranging from 0.71 % to 1.63% of about 30K ALUT logic units and throughputs ranging from 4.54 Gb/S to 14.15 Gb/S. </p><p id="p0193" num="0193"> 1. Digital Implementation </p><p id="p0194" num="0194"> i. Numerical Solution </p><p id="p0195" num="0195"> [00103] Chaos generators may be designed digitally by realizing the numerical solution of nonlinear differential equations. Here, all systems are third-order nonlinear ODEs that can be decomposed into three first-order systems as follows: </p><p id="p0196" num="0196"> Z — Ϋ— X = S [X, Y, Z) EQN. 18 </p><p id="p0197" num="0197"> [00104] The Euler approximation (with step size h) can be applied to each of the first- order systems as follows: </p><p id="p0198" num="0198"> X<sub>t+h</sub> = X<sub>t</sub><sup>■</sup>+ hYt = U (X<sub>t</sub>, Yt) EQN. 19</p><p id="p0199" num="0199">Y<sub>l+h</sub>. = Y<sub>l</sub> + hZ<sub>t</sub> = U (Yt , Z<sub>l</sub> ) EQN. 20</p><p id="p0200" num="0200">Z<sub>i÷h</sub> = Zt ÷ hS [Xt , y<sub>t</sub> , Z<sub>t</sub> ) = V ( Xt , Y, , Z<sub>t</sub> ) EQN. 21 where S{X,,Y,,Z,) may be split into the linear part of the system L(X,, Y<sub>t</sub>,Z<sub>t</sub>) and the nonlinear part of the system s N(Xi) as defined by G(X) in EQN 17, which gives: 
<!-- EPO <DP n="30"/>-->
 V [ Χ, , Υ, , Ζ,) = Z<sub>L</sub> -1- h [L (X Y<sub>l t</sub> Zt) + N (X<sub>t</sub>)} EQN. 22 ii. Digital System Design </p><p id="p0201" num="0201"> [00105] Referring to FIG. 17, shown is another example of a fully digital chaos generator for implementing the nonlinear jerk-equations (EQNS. 16-17) above. A standard fixed-point two's complement representation may be used with the four most significant bits used for sign and integer part and the remaining for the fractional part as illustrated in FIG. 5. The combinational blocks U(X,Y), U(Y,Z), and V{X ,Z), which are implemented in digital logic modules 1706, calculate updated values of the state variables {X, Y, Z] and store these values in the registers 1708 on the next positive clock edge. A bottleneck can occur at V(X,Y,Z) because of the computation of the nonlinear component N(X) and the Euler approximation L(X,Y,Z). The nonlinear component N{X) may be included in the digital logic module 1706 that implements V(X, Y,Z) or determined by a separate digital logic module 1706 as illustrated in FIG. 17. In some embodiments, the nonlinear term N{X) can be predetermined and stored in a separate temporary register to increase performance of the digital chaos generator. As a result of this optimization, the maximum frequency was found to improve by about 25% for all four systems, justifying the extra register. In order to make the digital systems controllable, a system input ( ) controls whether the output of the system is periodic (M=0) or chaotic ( =1 ). This can be accomplished by adjusting the parameters A, B, C, and D of EQNS. 16 and 17 and using multiplexors. </p><p id="p0202" num="0202"> iii. Parameter Optimization </p><p id="p0203" num="0203"> [00106] In order to fully exploit the high-speed digital circuitry, scalar parameters are optimized to implement a fast, area-efficient digital design. In each system, reducing the parameters A, B, C, and D to values of the form 2<sup>k</sup> will convert scalar multiplications to simple arithmetic shifts in the binary domain. Similarly, the Euler step size h is constrained to be equal to 2<sup>"5</sup> for all four systems in EQN. 17. TABLE 5 illustrates two 
<!-- EPO <DP n="31"/>-->
 sets of optimized parameters (chaotic and periodic) based on MATLAB simulations of the four chaotic systems of EQN. 17. </p><p id="p0204" num="0204"><img id="imgf000031_0001" he="64" wi="127" file="imgf000031_0001.tif" img-format="tif" img-content="table" orientation="portrait" inline="no"/></p><p id="p0205" num="0205"> TABLE 5: Optimized ODE parameters for periodic and chaotic systems. </p><p id="p0206" num="0206"> [00107] The parameters A, B, C, and D for each system of EQNS. 16 and 17 were optimized to provide either periodic or chaotic modes of operation as shown in TABLE 5. The selection input (M) determines whether the mode of operation is chaotic or periodic. In order to minimize the hardware impact of introducing controllability, at most two of the four parameters were modified to change the mode of operation. </p><p id="p0207" num="0207"> iv. Precision Based Chaos Improvement </p><p id="p0208" num="0208"> [00108] The digital chaos generators are implemented with 16-bit and 32-bit bus widths for variables {X, Y, Z}. Chaotic systems with post-processing involving either a difference or XOR operation on the two output sets were also implemented. </p><p id="p0209" num="0209">Implementations of the systems were initialized with the same initial conditions. </p><p id="p0210" num="0210">Iterative synthesis indicates that a minimum of 14, 12, 14 and 15 bit bus widths for systems 1 , 2, 3 and 4, respectively, ensure production of a reliable chaotic output. This minimum precision overcomes truncation errors inherent in the digital chaos generator systems. 
<!-- EPO <DP n="32"/>-->
 2. Chaotic Response </p><p id="p0211" num="0211"> [00109] Attractors or phasor trajectory diagrams of the digital chaos generator output were generated to examine the chaotic output behavior. The 16-bit and 32-bit implementations of the original systems were found to be visually indistinguishable. The signum nonlinearity system (system 2 of EQN. 17) notably showed a behavior similar to a Chua double-scroll attractor. All of the systems are initialized with the same initial conditions (X=0, Y= 0.5, and Z~ 0). The size of post-processed attractors is comparable to the original systems, suggesting that the chaos is a function of both digital implementation and the chaotic system. Extra precision in the 32-bit system creates long term divergence between the 16-bit and 32-bit implementations. It was found that the attractors for differential post-processing are more closely centered about zero, a valuable property for random number generation. The attractors for XOR postprocessing are noticeably disordered due to the non-arithmetic nature of the postprocessing. In contrast, when operated in a periodic mode, the shape of the resulting attractor was circular as would be expected for a single-tone periodic behavior. </p><p id="p0212" num="0212"> [00 10] Each of the four digital chaos generator systems was confirmed to be chaotic by calculating the maximum Lyapunov exponent (MLE) with 250,000 iterations each. The time evolution of the MLEs indicated that all values were positive and thus confirmed chaos. The original systems (without post-processing) have MLEs of 0.053, 0.162, 0.094, and 0.071 for the 16-bit implementations and 0.052, 0.155, 0.089 and 0.058 for the 32-bit implementations of systems 1 , 2, 3, and 4, respectively. The differential post-processing systems showed an improvement with MLE values of 0.563, 0.912, 1.184, and 0.667 for systems 1 , 2, 3, and 4, respectively, while the XOR postprocessing systems showed the greatest improvement with values of 5.205, 5.375, 5.799 and 5.538 for systems 1 , 2, 3, and 4, respectively. Post-processing improves the chaotic response by a factor in the range of about 6-10 in the differential case, and in the range of about 33-95 in the XOR case. 
<!-- EPO <DP n="33"/>-->
 [00111] The effect of bus width on the MLE was also examined. Each 32-bit system was post-processed with a secondary bus width of 16, 18, 20, 22, 24, 26, 28, 30, and 31 bits for both differential and XOR post-processing operations and the corresponding MLE was determined. A general pattern of decreasing MLE with respect to bus width was observable for both post-processing types, although even the smallest precision variation of one bit between the 32-bit and 31 -bit bus widths was sufficient to create a long-term divergence for chaotic behavior in each case. </p><p id="p0213" num="0213"> [00112] Histograms of the ^variable were obtained from the synthesized digital chaos generators on the Xilinx FPGA using a Tektronix oscilloscope. Differential postprocessing systems exhibited a Gaussian-like distribution in X, independent of the original system distribution. The XOR post-processing results exhibited more of an irregular distribution and thus appear to be more dependent on the statistics of the original systems. However, the XOR post-processing results still showed a generally bi- modal distribution irrespective of the original system distribution. </p><p id="p0214" num="0214"> 3. Experimental Results </p><p id="p0215" num="0215"> [00113] The digital chaos generator systems were synthesized and experimentally verified on a Xilinx Virtex 4 XCS4SX35- 0FF668 FPGA. This FPGA consists of 30,720 combinational 4-input LUTs, 30,720 flip-flops (FFs), and 192 DSP blocks. Each system is designed in four different ways: original without controllability, controllable with no post-processing, differential post-processing, and XOR post-processing, all with a bus width of 32 bits. The number of units uses corresponding to area utilization are shown in TABLE 6. Logic utilization ranges from 0.71 % to 1.63%, register usage ranges from 0.41 % to 0.71 %, and DSP usage ranges from 2.08% to 5.21 % of the total units available on the FPGA. The maximum clock frequency in MHz of each of these systems is also reported in TABLE 6. Systems 1 and 2 were generally faster than Systems 3 and 4 by approximately a factor of 2 due to the absence of slow </p><p id="p0216" num="0216">multiplication operations that use the DSP blocks. Accounting for all three state 
<!-- EPO <DP n="34"/>-->
 variables, the overall throughput of the four systems (considering 96-bit output of three variables) is high, ranging from 4.54 Gb/S to 14.15 Gb/S. </p><p id="p0217" num="0217"> [00114] </p><p id="p0218" num="0218"><img id="imgf000034_0001" he="118" wi="123" file="imgf000034_0001.tif" img-format="tif" img-content="table" orientation="portrait" inline="yes"/></p><p id="p0219" num="0219"> TABLE 6: Digital chaos generator synthesis results with area utilization </p><p id="p0220" num="0220"> in units used and frequency in MHz. </p><p id="p0221" num="0221"> [00115] The four digital chaos generator designs were also synthesized on an Altera Stratix® IV EP4SGX530KH40C2 FPGA, consisting of 424,960 combinational ALUTs, 424,960 registers, and 1 ,024 DSP blocks. TABLE 6 shows logic utilization ranging from 0.044% to 0.134%, register usage ranging from 0.023% to 0.067%, and DSP usage ranging from 0% to 0.011 % of the total units available on the FPGA. The overall throughput of the four systems ranges from 9.91 Gb/S to 22.91 Gb/S. Systems performance was much faster (about twice the throughput) on the more sophisticated Altera Stratix® IV FPGA.Due to the pipelined architecture of the digital systems, 
<!-- EPO <DP n="35"/>-->
 enhancements such as post-processing and controllability do not significantly impact performance. Controllability in particular involves a minimal hardware overhead as only extra multiplexors are required. Post-processing incurs a more substantial hardware penalty due to the use of two parallel systems and output logic, leading to a tradeoff between chaotic response and area footprint. </p><p id="p0222" num="0222"> 4. Additive Chaos </p><p id="p0223" num="0223"> [00116] In some embodiments, additional chaos may be added to a digital chaos generator by combining the 16-bit and 32-bit outputs. Referring to FIG. 18, shown is a schematic block diagram illustrating an example of additive post-processing of the chaos generator outputs. The outputs of the 6-bit and 32-bit systems may be added together to create a new chaotic system. With both implementations utilizing the same number of bits for the integer portion, the addition may be done digitally with the 16-bit output zero-padded to 32-bits. The equations describing this additive post-processing are as follows:</p><p id="p0224" num="0224"><img id="imgf000035_0001" he="4" wi="77" file="imgf000035_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/></p><p id="p0225" num="0225"> Y = Υ<sub>Λ2</sub> + y<sub>l 6</sub> EQN. 24 
<img id="imgf000035_0002" he="4" wi="75" file="imgf000035_0002.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 </p><p id="p0226" num="0226"> [00117] Such architecture can be implemented without much additional overhead to the fully digital systems. The two sub-blocks 1804 for the 16-bit and 32-bit systems may be a digital chaos generator such as, e.g. , the example of FIG. 17 or other appropriate digital design. The two results for variables X, Y, and Z are added and sent to registers for synchronous output. The output of this system is 32-bits wide, reflecting the larger of the two input bus widths. In other embodiments, rather than summing the 16-bit and 32-bit outputs, bitwise-XOR and/or subtraction (SUB) may be used to combine the 16-bit and 32-bit outputs to create a new chaotic system. 
<!-- EPO <DP n="36"/>-->
 i. Chaotic Response </p><p id="p0227" num="0227"> [00118] The additive post-processing was implemented and evaluated using system 2 of EQNS 16 and 17. The system and variants are designed using Verilog HDL and attractors or phasor trajectory diagrams of the digital chaos generator output were generated. Visual inspection of the attractors indicated chaotic behavior and showed chaotic trajectories within bounded areas. As noted above, the original 16-bit and 32-bit systems notably show a behavior similar to a Chua double-scroll attractor. The additive post-processing system has characteristics similar to a triple-scroll attractor. </p><p id="p0228" num="0228"> [00119] The MLE was calculated for the digital chaos generator time series with additive post-processing. The MLE was found to yield an improved chaotic response over that of the 16-bit and 32-bit implementations without post processing. The positive value of the exponent confirms the chaotic behavior of the generated output. </p><p id="p0229" num="0229"> ii. Experimental Results </p><p id="p0230" num="0230"> [00120] The system was synthesized using the Quartus II package on an Altera Stratix® IV EP4SGX530KH40C2 FPGA. The signum nonlinearity jerk-equation system (EQNS. 16-17, system 2) was designed using 16-bit and 32-bit bus widths. The additive system consisted of an adder unit for each state variable that sums the 16-bit and 32-bit outputs and before providing to registers for synchronization of the outputs. The results in area utilization, frequency, and throughput after synthesis are given in TABLE 7. Area usage was measured on the basis of logic utilization and number of registers only. None of the DSP blocks or memory units were used. </p><p id="p0231" num="0231"><img id="imgf000036_0001" he="36" wi="127" file="imgf000036_0001.tif" img-format="tif" img-content="table" orientation="portrait" inline="no"/></p><p id="p0232" num="0232"> TABLE 7: Area utilization, frequency, and throughput results after </p><p id="p0233" num="0233"> synthesis of digital chaos generator on Altera Stratix® IV </p><p id="p0234" num="0234"> FPGA. 
<!-- EPO <DP n="37"/>-->
 [00121] The designs exhibit compact area, with logic utilization ranging from 0.022% to 0.77% and register usage ranging from 0.012% to 0.057% of the total units available on the FPGA. The 16-bit system shows the highest clock frequency at 303.86 MHz, while the other two systems have a similar maximum throughput of 21.55 Gbits/S. The additive system requires an area penalty because the system is implemented in both 16-bit and 32-bit formats and includes the additional adders and registers. However, the enhanced chaotic behavior as demonstrated by the increase in the MLE can justify the added cost. The three digitally designed subsystems were simulated for 2,000,000 iterations and the statistical distributions of the output values were shown as histograms. The original 16-bit and 32-bit systems (without post-processing) indicated a bimodal distribution concentrated at the centers of the two scrolls, while the digital chaos generator with post processing exhibited a more Gaussian-like distribution. </p><p id="p0235" num="0235"> D. Multi-Scroll Butterfly Attractor </p><p id="p0236" num="0236"> [00122] As discussed previously, a Lorenz butterfly chaotic attractor is a well-known chaotic system. The Lorenz attractor may be modified to produce a multi-scroll attractor based on a nonlinear staircase function, which can be used within a digital chaos generator to produce a chaotic output. No external inputs are needed to move from one scroll to another. Rather, the output shifts between the multiple scrolls in a chaotic manner. The multi-scroll attractor can be shaped into a variety of symmetrical and unsymmetrical shapes, including V-shaped and Heart-shaped patterns. The number of scrolls may also be controlled using the parameters of the system. This controlled multi-scroll attractor can be used to generate random signals with a predefined symbol distribution. </p><p id="p0237" num="0237"> [00123] The time series output of digital chaos generator can be controlled to have either a shifting DC bias or a variable amplitude by moving between different scrolls of the attractor. The proposed multi-scroll system is based on a modified Lorenz butterfly, which is defined as: 
<!-- EPO <DP n="38"/>-->
 X a (Y - X) EQN. 26</p><p id="p0238" num="0238">Ϋ = sign (X) (b - Z) EQN. 27</p><p id="p0239" num="0239">Z = \X\ - cZ EQN. 28 where X, Y and Z are the differential equations defining the system, and a, b and c are the parameters of the system. This system may be transformed to a multi-scroll scheme by setting a = 1 , c = 0.5, and modifying EQN. 27 using a nonlinear staircase function as follows: </p><p id="p0240" num="0240"> Ϋ = sign (X) [ 1 - mZ ÷ G (Z) J EQN. 29 where m is an added parameter to the system and G(Z) is the nonlinear function responsible for producing the multi-scroll effect. The nonlinear staircase function G(Z) is defined as a piecewise step function, such as: </p><p id="p0241" num="0241"><img id="imgf000038_0001" he="21" wi="88" file="imgf000038_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/></p><p id="p0242" num="0242"> {dft-\ Z &gt; S/v-i where d, is the additive coefficient and S, is the limiting coefficient. The piecewise nonlinear equation is a multiple-step function resembling the shape of stairs, as shown in FIG. 19 where the number of scrolls of the attractor is 2N. </p><p id="p0243" num="0243"> 1. Controlling Attractor Shape </p><p id="p0244" num="0244"> [001 4] The shape of the attractor is mainly controlled by the coefficients d<sub>it</sub> 5„ and m. Using these parameters, a variety of attractors can be produced to generate a chaotic output. Referring to FIG. 20, shown is a V-shape attractor illustrating the effect of the additive and limiting coefficients (Ac/, and 5,) on the shape of a chaos generator output. The additive coefficients d control the size of the generated scrolls by following governing equation: 
<!-- EPO <DP n="39"/>-->
 
<img id="imgf000039_0001" he="14" wi="79" file="imgf000039_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 </p><p id="p0245" num="0245">where k = (1 , 2 N- 1 ). The limiting coefficients (S,) define the boundaries at which the system shifts from one scroll to another and can be set to limit the scrolls at an upper edge. The parameters should be selected to terminate each scroll at the desired position. </p><p id="p0246" num="0246"> i. Symmetrical V-Shape Attractor </p><p id="p0247" num="0247"> [00125] A V-shape multi-scroll attractor can be achieved by selecting the system parameters such that all the scrolls possess the same size. These equal sized scrolls are generated by setting the {d coefficients to: </p><p id="p0248" num="0248"> &amp;d<sub>k</sub> - &lt;X Vk EQN. 32 where a is a constant that is set to produce scrolls of the same size of the original two scrolls. The S, parameters will in turn have a constant difference between each two successive parameters, such that: </p><p id="p0249" num="0249"> ¾ 3 - s<sub>t</sub> - sit ~ i - 1 , EQN. 33</p><p id="p0250" num="0250">For example, a V-shape attractor with four levels of symmetrical scrolls of the same size may be produced using N = 4, m = 1 , d<sub>t</sub> - 1.15, d<sub>2</sub> ~ 2.3, di - 3.45, ¾ = 1.56, 5<sub>/</sub> = 2.7115, and S<sub>2</sub> = 3.863 as illustrated in FIG. 21. </p><p id="p0251" num="0251"> ii. Symmetrical Heart-Shape Attractor </p><p id="p0252" num="0252"> [00126] A heart-shape may be produced by setting the parameter m = 2. This amplifies of the effect of the variable Z in EQN. 29, which changes the shape of the attractor significantly. The attractor takes on the shape of a family of interconnected scroll pairs rather than a group of adjacent parabolic rings as in the V-shape. For example, a heart-shape attractor with three levels of interconnected scrolls may be produced using N = 3, m = 2, ; = 2, d<sub>2</sub> = 8, S<sub>0</sub> = 0.865, and S<sub>t</sub> = 2.53 as illustrated in FIG. 22. 
<!-- EPO <DP n="40"/>-->
 iii. Asymmetrical Attractors </p><p id="p0253" num="0253"> [00127] An extra degree of freedom in shaping the attractor may be added by extending the nonlinearity to be a function in Zand Z simultaneously. EQN. 27 can be refined as follows: </p><p id="p0254" num="0254"> V = sign (X) {b - mZ + // (X, Z» EQN. 34 and H is given by: 
<img id="imgf000040_0001" he="13" wi="27" file="imgf000040_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 </p><p id="p0255" num="0255">where G<sup>+</sup>(Z) and G~(Z) are two instances of EQN. 30. In EQN. 34, a different control is defined for the scrolls lying on the positive and negative parts of the X-axis. The modifications introduced in EQN. 34 allow the attractors to have different scroll shapes and numbers on the opposite sides of X-axis. For example, asymmetrical V-shape attractors may be created with a different number of equal size scrolls as illustrated in FIG. 23(a), an equal number of different size scrolls as illustrated in FIG. 23(b), or a different number of different sized scrolls. </p><p id="p0256" num="0256"> iv. Maximum Lyapunov Exponent </p><p id="p0257" num="0257"> [00128] Verification of chaotic output was confirmed by calculating the MLE of a symmetrical V-shape attractor and an asymmetrical V-shape attractor with four scrolls on the left side and two scrolls on the right side. The MLEs were calculated with a time series containing more than 245,000 iterations resulting in saturation at 0.0288 and 0.0497, respectively. The positive MLE values confirm the chaotic behavior of the attractors with the asymmetrical V-shape attractor being more chaotic. </p><p id="p0258" num="0258"> 2. Digital Implementation </p><p id="p0259" num="0259"> [00129] A chaos generator can digitally implemented by realizing a numerical solution of a nonlinear differential equation as, e.g., a nonlinear feedback pipeline. Registers are used to store the state of the system, while the solution can be 
<!-- EPO <DP n="41"/>-->
 implemented as combinational circuits. FIG. 24 shows an example of the general architecture of a third-order differential-equation based digital chaos generator. </p><p id="p0260" num="0260">Combinational blocks (or digital logic modules) 2406 provide the numerical solution of state variables X, Y, and Z based upon F^X, Y,Z , F {X ,Z), and Fz{X,Y,Z). As can be seen the system state variables X, Y, and Z are stored into three n-bit registers 2408, where n is the number of bits used to represent numbers in the digital system. The registers are updated with the new state at each positive clock cycle. The area and the delay of the system may be improved by using a variety of techniques. For example, multiplication may be eliminated by choosing constants that are a power of two, thereby replacing the area consuming multiplication operations with simple shift operations. The time step h may be set to h = 2<sup>r</sup>, where r is an integer (e.g., r = 4). </p><p id="p0261" num="0261"> [00130] Referring next to FIG. 25, shown is an embodiment of the digital chaos generator that was implemented based upon solving EQNS. 26, 28, and 29 using the Euler method: </p><p id="p0262" num="0262"> F* {X, Y) X&lt;+h ·<sup>■</sup>= Xi + h { Y, - .V, ) EQN. 36</p><p id="p0263" num="0263">F<sub>y</sub> (X, K Z) = Y<sub>!+h</sub> = Y, + k sign (X,) \b - mZ, + C (X,)] EQN. 37 F. (X, Z) = ¾<sub>+/l</sub> = Z, + h QX,\ - 0.5Z,) EQN. 38 where r is the time and h is the time step. The other constant m may be set to a value of one or two. The state variables X, Y, and Z are realized as n-bit registers 2408, where n is the number of bits used to represent numbers in the digital system. The registers are updated with the new state at each positive clock cycle from digital logic modules 2406. </p><p id="p0264" num="0264"> [00131] The function F<sub>X</sub>{X,T) given by EQN. 36 is implemented as a multi-input adder circuit, with P added to a shifted version of Y and -X. The bottleneck of the system which describes the Fy{X,Y,Z) function is EQN. 37, which includes the evaluation of the proposed nonlinear function G(Z). The calculated G(Z) is then added 
<!-- EPO <DP n="42"/>-->
 to and subtracted from a shifted version of 2. The output of this operation, i.e., the expression [b - mZ, + G{X,)] is multiplied by sign (X,), which is equivalent to a two's complement circuit with the sign (X,) as "enable". Then, Y is added to a shifted version of the two's complement output. The last expression Fz(X, Y), given by EQN. 38, is finally evaluated by calculating the summation of Z, shifted version of Z, and the shifted version of \X\. </p><p id="p0265" num="0265"> [00132] Asymmetrical attractors are implemented by realizing the nonlinear function H(X,Z) in EQN. 35. The implementation of this expression may be carried out by multiplexing two versions of G{Z) for the positive and negative values of X, where the MUX selection line is the sign bit of X. </p><p id="p0266" num="0266"> [00133] The outputs of the digital chaos generator are within bounded intervals, which saves the shape of the attractor. Therefore, fixed-point number representation is suitable for system realization. This selection will reduce the area required and delay significantly. Distribution of 32 bits can be used within the system. Selection was governed by the bounding interval of the multi-scroll output, the bounding interval of the intermediate results, and the effect of the negative shift of the parameter (h). The 32- bits are distributed such that the highest significant bytes are reserved for the two's complement integer portion and the rest of the bits are used for the fractional portion as illustrated in FIG. 12. </p><p id="p0267" num="0267"> [00134] The piecewise nonlinear function G{Z), given by EQN. 30, can be implemented as, e.g. , a series of comparators along with a multiplexer (MUX). </p><p id="p0268" num="0268">Referring to FIG. 26, shown are examples of realizations of the nonlinear function G(Z). In FIG. 26(a), parallel comparators 2602 are used and their outputs are encoded by encoder 2604 to drive the selection lines of the MUX 2606. Based on the selection input, the MUX will select from the set of (0, &lt;//,..., d<sub>N</sub>.i). </p><p id="p0269" num="0269"> [00135] The nonlinear function G(Z) may also be redefined as: 
<!-- EPO <DP n="43"/>-->
 G (Z) = ½ Ϋ Δ4 * (sign &lt;Z - EQN. 39 where Ad<sub>0</sub> - 0. With the redefined nonlinear function of EQN. 39, another implementation may be provided as illustrated in FIG. 26(b), where the Ad parameters are used to shape the attractor directly (rather than d). Parallel comparators 2602 are used and their outputs are supplied to along with the Ad parameters logic gates 2608. The outputs of the logic gates 2608 are summed to provide the nonlinear function. The usage of Ad eases the shaping of the attractor because it directly affects the size of each scroll as illustrated in FIG. 20. </p><p id="p0270" num="0270"> [00136] The shape of the generated, output may be controlled based on determining which scrolls are to be generated and the size of each scroll. FIG. 27 shows an example of a circuit that is capable of controlling the scroll generation. The circuit is configured to enable or disable the Ad variables based upon an external input. </p><p id="p0271" num="0271">Referring to EQN. 39, it can be seen that the number of scrolls may be limited by setting the higher order parameters to zero. Enabling the Ad parameters could be fully controlled by a user simply by using the control lines 2702 to select the outputs as shown in FIG. 27. Further, the circuit may be configured to control the selected output based upon a selected number of scrolls that is specified by the user. This number of scrolls may be internally decoded by the circuit to enable the appropriate control lines 2702. </p><p id="p0272" num="0272"> [00137] The control may be extended by registering the values of Ad from an external input. This embodiment will enable controlling the size of scrolls in addition to its number. It should be noted that changing the values of the additive coefficients Ad may also require resetting the limiting coefficients S,. Finally, the shape of the attractor may be selected between V-shapes and heart-shapes by setting the value of the parameter m. 
<!-- EPO <DP n="44"/>-->
 3. Experimental Results </p><p id="p0273" num="0273"> [00138] A digital chaos generator based upon multi-scroll attractors was implemented in Verilog VHDL and realized on a Xilinx Virtex® 4 XC4VSX35 FPGA. During the simulation phase, Xilinx ISE 11 and the GNU iVerilog software were used. Attractors, time diagrams, and histograms are captured using the TekTronix™ MSO 414 mixed signal oscilloscope. All the circuits were synthesized using Xilinx ISE 11 , with the optimized for time (speed) option selected. </p><p id="p0274" num="0274"> [00139] The implemented digital circuits exhibited small area and high throughput. The area and speed were calculated with the variables and Z used as the output ports. Symmetric V-shape implementations for 4, 6, 8, and 12 scrolls were examined as well as V-shape attractors with different scrolls' sizes, which were controlled using hd. For example, the results showed that a heart-shape attractor with 6 scrolls was capable of reaching a maximum frequency of 34.7 MHz with a throughput of 4.3 Gb/s with less than .5% of the total area of the FPGA being used. In addition, heart-shape attractors with 4 and 6 scrolls were examined with the parameter m = 2. </p><p id="p0275" num="0275"> [00140] The time series output of various implementations was captured with the oscilloscope, for the variable (X). V-shape time responses showed that the DC value of the oscillation changes as the attractor shifted from one scroll to another. On the other hand, the amplitude of the oscillation changed when the attractor moved between scrolls in the heart-shape attractor. The time series output reveals the number of scrolls within the system as different DC levels for V-shape or different oscillation amplitudes in heart-shape. In the case of an unbalanced V-Shape attractor, a nonzero total DC bias was exhibited for the time series of the variable (X). Histograms of the output exhibited a variety of shapes depending mainly upon the shape of the generated attractor. As such, the histogram may be shaped for an application by controlling the shape of the attractor. 
<!-- EPO <DP n="45"/>-->
 E. One Dimensional Multi-Scroll Chaos Attractor </p><p id="p0276" num="0276"> [00141] In another embodiment, the fully digital chaos generator of FIG. 17 may also be utilized to implement a jerk-equation based chaotic ODE with a staircase nonlinear function N(X) and a single system parameter a<sub>sys</sub> to yield one dimensional (1 D) multi- scroll chaos including a single series of scrolls in an Z-direction using an Euler approximation. The proposed multi-scroll system is defined as: </p><p id="p0277" num="0277"> Z = V = X = J ( X. Y, Z ) EQN. 40</p><p id="p0278" num="0278">J iX. Y. Z) = a<sub>s:ii</sub> : iX ) - X - Y - ) EQN. 41 </p><p id="p0279" num="0279">Λ<sup>'</sup> {X) = sgn iX)+z |sgn (A<sup>"</sup> - V) + =¾» (-V + ¾? )] EQN. 42 </p><p id="p0280" num="0280">[00142] The system may be digitized as a non-linear feedback pipeline where registers 1708 store state variables {Χ,Υ,Ζ} and calculations are done through combinational logic (digital logic modules 1706). The Euler approximation (with step- size heui) can be applied to each of the first order systems as given by: </p><p id="p0281" num="0281"> Λ<sup>"</sup>( ....h = X, + ,αΥ, EQN. 43 
<img id="imgf000045_0001" he="5" wi="79" file="imgf000045_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
</p><p id="p0282" num="0282"> , ,-ή = Z, + / J i.Yf j . Z, ) EQN. 45</p><p id="p0283" num="0283">The non-linear term N(X) may be predetermined and stored in a separate register to optimize the performance by easing the computational bottleneck at the input of the Z- register 1708. A 32-bit two's complement fixed-point format may be used with the 8 most significant bits for sign and integer part and the remaining 24 bits for the fractional part. In some implementations, initial conditions such as {X - 0, Y = 0.5, Z = 0.5} may be used. </p><p id="p0284" num="0284"> [00143] The original system from EQNS.40-42 yields only even numbers of scrolls as per the determined equilibrium points (m,0,0) where m = 0,+1 ,±3, ...,±(2M - 1 ). To enable odd numbers of scrolls by manipulation of individual break-points, the 
<!-- EPO <DP n="46"/>-->
 implementation of the staircase function consists of odd valued lower and upper bound parameters (L &amp; U respectively) on a standard function rather than iterative summation of signum functions as shown in EQN. 42. This approach also enables the real-time controllability of both the position of the scrolls in the Z-direction and number of scrolls (specified by the difference in upper and lower bounds). The functional form of the staircase can be modified to: </p><p id="p0285" num="0285">J fir I Λ Λ € [/„·. V ] . /r( Λ Ϊ &lt;xl&lt;i </p><p id="p0286" num="0286"> Jlr {X) + ! Λ<sup>"</sup> e .. ) . / ΙΊ Λ<sup>'</sup> : &lt;· &gt;·' ».· </p><p id="p0287" num="0287"> Only the most significant 7-bits of the integer part are needed for computation. </p><p id="p0288" num="0288"> Eliminating the fractional bits effectively yields flr{X) which rounds X towards -1. The output NX is one-padded by 1 bit and zero-padded by 24 bits on the least significant side to yield odd-valued integer results. This yields the relationship between the control parameters (L<sub>B</sub>, U<sub>S</sub>), the effective bounds (L,U) and the number of scrolls N<sub>scro</sub>u<sub>s</sub> as: </p><p id="p0289" num="0289"> i L ) = (2Ls - l .2f½ ÷ 1 ) EQN. 47</p><p id="p0290" num="0290">A .ik = : |&gt;r.:*k - poiiH* = ¾ U» &gt; In EQN. 48</p><p id="p0291" num="0291">Both LB and U<sub>B</sub> are 7-bits wide (signed) and represent the break-points and centers of the scrolls at both ends. Due to limitations of overflow, the maximum possible number of scrolls is thus 2<sup>7</sup> - 2 = 126 scrolls. Furthermore, since the upper bound must be greater than the lower bound and because the end-points are disallowed, the total legal combinations of Is and U<sub>B</sub> are given by: </p><p id="p0292" num="0292">A<sup>'</sup>mmb = - 3<sup>'</sup>i + if - \ ; + ... + l = 7875 EQN. 49 </p><p id="p0293" num="0293"> [00144] To provide further controllability, the system parameter and Euler step size may be implemented with multipliers. Both the step size and the system parameter are designed as unsigned integers with 4-bit bus widths enabling 24 *24 = 256 different combinations for the same (LB. UB). Since the most significant 32-bits are taken from 
<!-- EPO <DP n="47"/>-->
 the 36-bit output of the multiplier, the result is effectively already right-shifted by 4 bits and must be subsequently accounted for. Constants p and q specify arithmetic right- shifts to further scale the multiplier output and provide a scaled base value when the 4- bit input is zero, respectively. Since these are hard-coded shifts that only rewire buses, they do not require any additional hardware. </p><p id="p0294" num="0294"> [00145] Euler Multipliers: Constants p and q may be chosen, e.g., as 2 and 5 respectively such that the full Euler step size is: </p><p id="p0295" num="0295"> Κ*Λ - 2~<sup>Γ</sup>' ÷ 2 ~''h h = 0. 1.2. .... 15. EQN. 50 </p><p id="p0296" num="0296"> [00146] Parameter Multiplier. Since the valid range of chaotic parameters for this system is a<sub>sys</sub> e [0.47,1], p and q are both chosen as 1 such that the overall system parameter is: </p><p id="p0297" num="0297"><sup>(</sup> s = 2<sup>'"</sup> ' + <sup>:</sup>' it « 0. 1 ,2 ! <sup>"</sup>&gt;. EQN. 51 </p><p id="p0298" num="0298"> [00 47] Attractors or phasor trajectory diagrams of the digital chaos generator output were generated to examine the chaotic output behavior. The number of scrolls may be adjusted by changing the value of C/<sub>e</sub>. Scrolls may be shifted in the X-direction by incrementing LB and % by the same amount. Variations in the system parameter a<sub>sys</sub> or the Euler step size h<sub>eu</sub>i maintain the number of scrolls but modify the shape. All systems exhibited excellent chaotic characteristics upon visual inspection. The system was shown to be chaotic under variation of every parameter by calculating the MLE over 250,000 iterations. The positive values of the MLE confirmed the chaotic behavior of the generated data. The MLE was shown to increase with an increase in the number of scrolls or the Euler step size, increase with a decrease in the system parameter, and remain largely invariant with respect to scroll position. The implementation is compact with a demonstrated throughput up to 3.33 Gbits/S on a Xilinx Virtex 4 FPGA and simulated up to 4.84 Gbits/S on an Altera Stratix® IV FPGA. 
<!-- EPO <DP n="48"/>-->
 E. Multidimensional Multi-Scroll Chaos Attractor </p><p id="p0299" num="0299"> [00148] In other embodiments, a jerk-equation based chaotic ODE may be implemented with a fully digital chaos generator such as that illustrated in FIG.2 to generate multidimensional multi-scroll chaos. A one dimensional (1D) multi-scroll chaotic system may be described by the following system of three first-order ODEs: </p><p id="p0300" num="0300"> X = Y EQN.52 = Z EQN.53 
<img id="imgf000048_0001" he="6" wi="83" file="imgf000048_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 </p><p id="p0301" num="0301">where F(X) represents a sawtooth nonlinearity. This may be generalized to multiple dimensions by introducing nonlinear functions in Y and Z. Therefore, two dimensional (2D) multi-scroll chaos will emerge from: </p><p id="p0302" num="0302"> X - F .Y\ EQN.55</p><p id="p0303" num="0303">Ϋ = Z EQN.56</p><p id="p0304" num="0304">Z =—a [Z -r F (Y ) 4- F {X)\ EQN.57 and three dimensional (3D) multi-scroll chaos will be described by: </p><p id="p0305" num="0305"> X = FlY) EQN.58 </p><p id="p0306" num="0306">Y = F(Z) EQN.59 </p><p id="p0307" num="0307">Z - -a\F{Z) + /·<sup>"</sup> : V ; - F-.X;<sup>'</sup> EQN.60 </p><p id="p0308" num="0308">[00149] By generalizing all three cases such that Λ<sup>'</sup> = V :)<sup>'</sup> ·, Y = V ', Ζ), Z — W ; Λ<sup>"</sup>. Y. Z , the Euler approximation (with step size h) is applied to yield the numerical solution: </p><p id="p0309" num="0309"> Λ<sup>'</sup>, = Λ<sup>'</sup><sub>(</sub> + 'ii<sup>'</sup>{}<sup>"</sup><sub>t</sub> . = PiX.Y) EQN.61</p><p id="p0310" num="0310">Y <sub>h</sub> = V W{Z<sub>t</sub> ) = Q(Y. Z) EQN.62 
<!-- EPO <DP n="49"/>-->
 Ζι+Η = Z<sub>t</sub> + hW{X<sub>t</sub> . Y Zi ) = R(X, Y. Z ) EQN. 63 where P(X, Y), Q(Y,Z), and R{X, Y,Z) corresponds to F(X,Y), G{Y,Z), and H(X,Y,Z) of the generalized system of FIG. 2. </p><p id="p0311" num="0311"> [00150] Registers {Χ,Υ,Ζ} store the state of the system while computation is completed through combinational logic units in P{X, Y), Q(Y,Z), and R(X, Y,Z). To optimize throughput, the nonlinear function(s) for 1 D, 2D or 3D multi-scroll chaos may be predetermined and stored in temporary register(s) and some of the computation for the new state of the Z-register may also be predetermineded to ease the bottleneck. A 32-bit fixed-point two's complement representation may be used for all computation with 4 bits allocated to the sign and integer part and the remaining 28 bits to the fractional part. </p><p id="p0312" num="0312"> [00151] The step-size h may be constrained to 2 <sup>3</sup> to simplify the scalar multiplication to an arithmetic right-shift that requires no hardware. The system parameter a may be chosen to be 0.875 for optimum chaotic output and 0.875 <sup>χ</sup> A is realized by subtracting 0.125 <sup>χ</sup> A (arithmetic right-shifted by 3) from A, through a single subtractor. </p><p id="p0313" num="0313"> [00152] To maximize performance and minimize area, the number of scrolls in 1 D, 2D or 3D space may be controllable by fixing the lower bound and having a controllable upper bound. This may be accomplished by preserving the low 27 bits of X while the remaining 5 bits are all the inversion of the most significant fractional bit. Costly subtraction operations may thus be eliminated in favor of only 5 inverters. Lower and upper bounds (L and U) of the sawtooth function enable control of the position and number of scrolls in real-time. The expression may thus be recast as: </p><p id="p0314" num="0314">EQN. 64 
<img id="imgf000049_0001" he="16" wi="7" file="imgf000049_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 
<!-- EPO <DP n="50"/>-->
 [00153] When implemented in hardware, the lower and upper bounds can be integer-valued, with the lower bound fixed to be L = -6 while the controllable upper bound is 3-bits wide ( U e [-4,3]), one less than the integer width to prevent chances of overflow. One-padding to the right by 1 bit enables addition of 0.5 without any hardware. The upper bound is also sign extended by 1-bit to match the integer width. </p><p id="p0315" num="0315"> [00154] Break-points of the chaotic system may be calculated by finding the solution to the set of ODEs in steady-state, i.e. , (Λ\ V<sup>"</sup>, Z) = (0,0,0), yielding F(X) = 0, F(Y) = 0 and F(Z) = 0. Based on this and the restricted integer values of L and U, the number of scrolls in any direction d can be determined to be: </p><p id="p0316" num="0316"> Ad = U<sub>d</sub> - l&lt;i + 1 = Ud + 7, Ua€ [—1. 3] EQN. 65</p><p id="p0317" num="0317">Thus, the number of scrolls in any dimension ranges between 3 and 10 and is dependent only on the upper bound of the sawtooth nonlinear function in that dimension. </p><p id="p0318" num="0318"> [00155] Attractors or phasor trajectory diagrams of the digital chaos generator output were generated to examine the chaotic output behavior of 1 D, 2D and 3D multi- scroll systems. All systems exhibited excellent chaotic characteristics upon visual inspection. Since the digital implementations produces finite precision numerical solutions of what are infinite-precision continuous-time ODEs, the trajectories produced by the digital implementations are, by definition, pseudo-chaotic and approximate the chaotic behavior expected from analog systems. The pseudo-chaos can be verified by calculating the maximum. Lyapunov exponent ( LE). The positive LE of the digitally implemented multi-scroll systems indicates that the output is chaotic and unpredictable over the long term and thus is suitable to be implemented as pseudonoise for use in spread spectrum applications. </p><p id="p0319" num="0319"> [00156] Discarding the highest significance bits greatly suppresses short-term predictability and enables the passage of all tests in the NIST SP. 800-22 statistical test suite. For example, the high 16 bits from each of the outputs X, Y and Z were 
<!-- EPO <DP n="51"/>-->
 discarded and the low 16 bits from X, Y and Z are concatenated to form a pseudonoise source for the tests. All three systems (1D, 2D and 3D) were implemented on a Xilinx Virtex 4 XC4VSX35-10FF668 FPGA (15,360 Slices, 30,720 LUTs, 30,720 FFs) and exhibited excellent statistical properties with experimentally verified throughput of up to 7.28 Gbits/S and LUT utilization not exceeding 1.25%, FF utilization not exceeding 0.45% and occupied slices not exceeding 1.61 % of total resources available on the FPGA. </p><p id="p0320" num="0320"> [00157] It should be emphasized that the above-described embodiments of the present disclosure are merely possible examples of implementations set forth for a clear understanding of the principles of the disclosure. Many variations and modifications may be made to the above-described embodiment(s) without departing substantially from the spirit and principles of the disclosure. All such modifications and variations are intended to be included herein within the scope of this disclosure and protected by the following claims. </p><p id="p0321" num="0321"> [00158] It should be noted that ratios, concentrations, amounts, and other numerical data may be expressed herein in a range format. It is to be understood that such a range format is used for convenience and brevity, and thus, should be interpreted in a flexible manner to include not only the numerical values explicitly recited as the limits of the range, but also to include all the individual numerical values or sub-ranges encompassed within that range as if each numerical value and sub-range is explicitly recited. To illustrate, a concentration range of "about 0.1% to about 5%" should be interpreted to include not only the explicitly recited concentration of about 0.1 wt% to about 5 wt%, but also include individual concentrations (e.g., 1 %, 2%, 3%, and 4%) and the sub-ranges (e.g., 0.5%, 1.1%, 2.2%, 3.3%, and 4.4%) within the indicated range. The term "about" can include traditional rounding according to significant figures of numerical values. In addition, the phrase "about 'x' to 'y'" includes "about 'x' to about 
</p></description><claims mxw-id="PCLM44852168" ref-ucid="WO-2012117291-A2" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="52"/>--> CLAIMS Therefore, at least the following is claimed: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A digital circuit, comprising: </claim-text><claim-text> a plurality of digital state registers; and </claim-text><claim-text> one or more digital logic modules coupled to the plurality of digital state registers, each of the one or more digital logic modules configured to: </claim-text><claim-text> obtain a first value from two or more of the plurality of digital state registers; </claim-text><claim-text> determine a second value based upon the obtained first values and a chaotic differential equation; and </claim-text><claim-text> provide the second value to set a state of one of the two or more of the plurality of digital state registers. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The digital circuit of claim 1 , wherein the one or more digital logic modules are configured to determine the corresponding second values according to a Runge- Kutta Fourth-order numerical solution to the chaotic differential equation. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The digital circuit of claim 1 , wherein the one or more digital logic modules are configured to determine the corresponding second values according to a midpoint numerical solution to the chaotic differential equation. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The digital circuit of claim 1, wherein the one or more digital logic modules are configured to determine the corresponding second values according to an Euler numerical solution to the chaotic differential equation. <!-- EPO <DP n="53"/>--> </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The digital circuit of claim 1 , wherein the chaotic differential equation is a nonlinear jerk equation. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The digital circuit of claim 1 , wherein the one or more digital logic modules are configured to determine the corresponding second values using shift operations without multiplication operations. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The digital circuit of claim 1 , further comprising a post-processing module configured to discard a highest significant bit of at least one of the second values to generate a single random output. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The digital circuit of claim 7, wherein the post-processing module is further configured to discard a lowest significant bit of the at least one second values to generate the single random output. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The digital circuit of claim 1 , further comprising a post-processing module configured to combine the state of the plurality of digital state registers to generate a single random output. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The digital circuit of claim 1 , further configured to generate a chaos shift key (CSK). </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. An apparatus comprising a first digital circuit of claim 1 configured to provide second values with a length of 16-bits and a second digital circuit of claim 1 configured to provide second values with a length of 32-bits. <!-- EPO <DP n="54"/>--> </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The apparatus of claim 11 , wherein a second value of the first digital circuit and a corresponding second value of the second digital circuit are combined to generate a single random output. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. A digital circuit, comprising: </claim-text><claim-text> a plurality of digital shift registers, each digital shift register configured to obtain an input and provide an output; </claim-text><claim-text> a plurality of digital logic modules, each digital logic module configured to obtain outputs from a subset of two or more of the plurality of digital shift registers and to provide the input for setting a state of at least one of the subset of digital shift registers, the plurality of digital logic modules each configured to provide the input according to a portion of a numeric solution to a chaotic differential equation; and </claim-text><claim-text> a digital clock configured to provide a digital clock signal for operating the plurality of digital shift registers. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The digital circuit of claim 13, wherein the plurality of digital shift registers are configured to provide the output to one or more of the plurality of digital logic modules on a first clock edge of the digital clock signal. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The digital circuit of claim 13, wherein the plurality of digital shift registers are configured to obtain the input from one of the plurality of digital logic modules on a second clock edge of the digital clock signal. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The digital circuit of claim 13, further comprising a digital post-processing </claim-text><claim-text> module configured to generate a chaotic output in response to the inputs received by each of the plurality of digital shift registers. <!-- EPO <DP n="55"/>--> </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The digital circuit of claim 16, wherein the post-processing module is configured to discard a highest significant bit of at least one of the second values to generate the chaotic output. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The digital circuit of claim 7, wherein the post-processing module is further configured to discard a lowest significant bit of at least one of the second values based upon a distribution of bits in the second values. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The digital circuit of claim 16, wherein the post-processing module is configured to combine the state of the plurality of digital state registers to generate a single random output. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The digital circuit of claim 13, wherein the plurality of digital logic modules do not include multipliers. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. The digital circuit of claim 16, wherein the chaotic output is in a fixed-point number format. </claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. The digital circuit of claim 13, further configured to generate an output that comprises a chaotic shift key (CSK). </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. A method, comprising: </claim-text><claim-text> receiving a clock signal having a first clock state and a second clock state; </claim-text><claim-text> obtaining first values from a subset of a plurality of digital state registers by each of a plurality of digital logic modules when the clock signal enters the <!-- EPO <DP n="56"/>--> first clock state; </claim-text><claim-text> transforming the first values in each of the plurality of digital logic modules into a corresponding second value based upon a numerical solution to one or more chaotic differential equations; and </claim-text><claim-text> writing the corresponding second values into a corresponding on of the plurality of digital state registers when the clock signal enters the second clock state. </claim-text></claim><claim id="clm-0024" num="24"><claim-text>24. The method of claim 23, further comprising providing at least one of the </claim-text><claim-text> corresponding second values as a random number output. </claim-text></claim><claim id="clm-0025" num="25"><claim-text>25. The method of claim 24, further comprising discarding a highest significant bit of the at least one corresponding second value. </claim-text></claim><claim id="clm-0026" num="26"><claim-text>26. The method of claims 24 and 25, further comprising discarding a lowest </claim-text><claim-text> significant bit of the at least one corresponding second value. </claim-text></claim><claim id="clm-0027" num="27"><claim-text>27. The method of claims 24, 25, and 26, further comprising combining a plurality of the corresponding second values to form the random number output. </claim-text></claim><claim id="clm-0028" num="28"><claim-text>28. The method of claim 24, wherein the random number output comprises a fixed- point number. </claim-text></claim><claim id="clm-0029" num="29"><claim-text>29. The method of claim 23, wherein the one or more chaotic differential equations corresponds to a multi-scroll butterfly attractor. <!-- EPO <DP n="57"/>--> The method of claim 29, further comprising providing a control signal to adjust parameters of the chaotic differential equations to modify the multi-scroll butterfly attractor. </claim-text><claim-text>The method of claim 23, wherein the one or more chaotic differential equations corresponds to a multidimensional multi-scroll attractor. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
