Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun 21 17:03:25 2024
| Host         : hjalte-x1gen6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LC3Zybo_top_control_sets_placed.rpt
| Design       : LC3Zybo_top
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    72 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      6 |            1 |
|      8 |            7 |
|     10 |            1 |
|    16+ |           59 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2562 |          322 |
| No           | No                    | Yes                    |             138 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             598 |          188 |
| Yes          | No                    | Yes                    |             788 |          127 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                               |                                           Enable Signal                                           |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[2].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[3].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[0].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/gen_7seg_detect[1].Inst_sample_tick/Inst_timer/_n0015<16>1 |                                                                           |                1 |              2 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/pled_reg[0][0]                                          |                                                                           |                2 |              6 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0245_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                3 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                3 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0256_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0245_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0256_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/uart_rx_unit/s_next                                 | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/uart_tx_unit/s_next                                 | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |              8 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1366_inv                                        |                                                                           |                2 |             10 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0210_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0238_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                3 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0194_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0234_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                4 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0182_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0190_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                3 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0226_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0206_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0214_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0218_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                3 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0186_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                3 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0218_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0222_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0234_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0182_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0206_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0226_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0230_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0202_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0178_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0238_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0190_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0198_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0210_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0214_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/_n0194_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/E[0]                                                    |                                                                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/array_reg[2]_2                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                3 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/array_reg[1]_1                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/array_reg[0]_0                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/array_reg[3]_3                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg[1]_6                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg[2]_5                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg[3]_4                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg[0]_7                         | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/uart_rx_unit/b_next                                 | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0178_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/uart_unit/uart_tx_unit/b_reg[7]_i_1__0_n_0                    | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0186_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                1 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0230_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0198_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                4 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0202_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                6 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/_n0222_inv                                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0] |                2 |             16 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/jclk_tick                            |                                                                           |                9 |             20 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/update_tick                          |                                                                           |                2 |             22 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/DRCK_BUFG   |                                                                                                   |                                                                           |                4 |             22 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/UPDATE_BUFG | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/SEL                                  |                                                                           |                2 |             22 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1331_inv                                        |                                                                           |               14 |             32 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/hex_reg[0][0]                                           |                                                                           |                5 |             32 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1213_inv                                        |                                                                           |                8 |             32 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1161_inv                                        |                                                                           |                7 |             34 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   | Inst_ZyboVIOSE_wrapper/counter_reg[29]                                    |                8 |             60 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/lc3_debug_1/hand_clk_db/clk_enable                                              | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |               27 |             68 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   | Inst_student_code/lc3_debug_1/BtnToggle_1/AR[0]                           |               14 |             70 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/UPDATE_BUFG     | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/SEL                                      |                                                                           |               10 |             96 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/DRCK_BUFG       |                                                                                                   |                                                                           |               17 |             96 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/jclk_BUFG                         |                                                                                                   |                                                                           |               44 |            246 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          | Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1165_inv                                        |                                                                           |              121 |            268 |
|  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG                          |                                                                                                   |                                                                           |              271 |           2292 |
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


