|==============================================================================|
|=========                       OpenRAM v1.2.8                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 04/18/2023 11:55:30
Technology: scn4m_subm
Total size: 128 bits
Word size: 8
Words: 16
Banks: 1
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: None
Output files are: 
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.lvs
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.sp
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.v
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.lib
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.py
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.html
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.log
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.lef
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.gds
** Submodules: 0.4 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.1 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.0 seconds
**** Separating adjacent pins: 0.0 seconds
*** Finding pins and blockages: 0.9 seconds
*** Maze routing pins: 5.8 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.1 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.6 seconds
**** Separating adjacent pins: 0.4 seconds
*** Finding pins and blockages: 1.8 seconds
*** Maze routing supplies: 20.5 seconds
** Routing: 35.3 seconds
** Verification: 0.0 seconds
** SRAM creation: 35.7 seconds
SP: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.sp
** Spice writing: 0.1 seconds
GDS: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.gds
** GDS: 0.1 seconds
LEF: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.lef
** LEF: 0.0 seconds
LVS: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
** Characterization: 0.3 seconds
Config: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.py
** Config: 0.0 seconds
Datasheet: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.html
** Datasheet: 0.0 seconds
Verilog: Writing to /Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/RAM/generated_mem/RAM_Mem.v
** Verilog: 0.0 seconds
** End: 36.1 seconds
