Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 28 12:33:08 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GameController_timing_summary_routed.rpt -pb GameController_timing_summary_routed.pb -rpx GameController_timing_summary_routed.rpx -warn_on_violation
| Design       : GameController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player1/moveClock/CLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player2/aiPlayer/moveClock/CLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ScoreBoard/clk/CLK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: au/clock/CLK_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: genClocks[0].genClock/CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: genClocks[1].genClock/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 522 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.500        0.000                      0                  214        0.098        0.000                      0                  214        3.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clkgen/inst/CLK100MHZ      {0.000 5.000}        10.000          100.000         
  CLKGame_clockGenerator   {0.000 50.000}       100.000         10.000          
  CLKPixel_clockGenerator  {0.000 19.861}       39.722          25.175          
  clkfbout_clockGenerator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/inst/CLK100MHZ                                                                                                                                                        3.000        0.000                       0                     1  
  CLKGame_clockGenerator        95.883        0.000                      0                  165        0.098        0.000                      0                  165       49.500        0.000                       0                    93  
  CLKPixel_clockGenerator       35.500        0.000                      0                   49        0.205        0.000                      0                   49       19.361        0.000                       0                    22  
  clkfbout_clockGenerator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/inst/CLK100MHZ
  To Clock:  clkgen/inst/CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/inst/CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKGame_clockGenerator
  To Clock:  CLKGame_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       95.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.883ns  (required time - arrival time)
  Source:                 genClocks[0].genClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.828ns (23.340%)  route 2.720ns (76.660%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.623     1.625    genClocks[0].genClock/CLKGame
    SLICE_X53Y96         FDRE                                         r  genClocks[0].genClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  genClocks[0].genClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.956    genClocks[0].genClock/counter[14]
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.080 f  genClocks[0].genClock/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.783     3.864    genClocks[0].genClock/counter[0]_i_4__1_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.988 f  genClocks[0].genClock/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.172     4.160    genClocks[0].genClock/counter[0]_i_2__1_n_0
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  genClocks[0].genClock/counter[14]_i_1__1/O
                         net (fo=14, routed)          0.889     5.173    genClocks[0].genClock/CLK_0
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.501   101.504    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[5]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.115   101.485    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   101.056    genClocks[0].genClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        101.056    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 95.883    

Slack (MET) :             95.883ns  (required time - arrival time)
  Source:                 genClocks[0].genClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.828ns (23.340%)  route 2.720ns (76.660%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.623     1.625    genClocks[0].genClock/CLKGame
    SLICE_X53Y96         FDRE                                         r  genClocks[0].genClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  genClocks[0].genClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.956    genClocks[0].genClock/counter[14]
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.080 f  genClocks[0].genClock/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.783     3.864    genClocks[0].genClock/counter[0]_i_4__1_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.988 f  genClocks[0].genClock/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.172     4.160    genClocks[0].genClock/counter[0]_i_2__1_n_0
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  genClocks[0].genClock/counter[14]_i_1__1/O
                         net (fo=14, routed)          0.889     5.173    genClocks[0].genClock/CLK_0
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.501   101.504    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[6]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.115   101.485    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   101.056    genClocks[0].genClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        101.056    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 95.883    

Slack (MET) :             95.883ns  (required time - arrival time)
  Source:                 genClocks[0].genClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.828ns (23.340%)  route 2.720ns (76.660%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.623     1.625    genClocks[0].genClock/CLKGame
    SLICE_X53Y96         FDRE                                         r  genClocks[0].genClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  genClocks[0].genClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.956    genClocks[0].genClock/counter[14]
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.080 f  genClocks[0].genClock/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.783     3.864    genClocks[0].genClock/counter[0]_i_4__1_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.988 f  genClocks[0].genClock/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.172     4.160    genClocks[0].genClock/counter[0]_i_2__1_n_0
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  genClocks[0].genClock/counter[14]_i_1__1/O
                         net (fo=14, routed)          0.889     5.173    genClocks[0].genClock/CLK_0
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.501   101.504    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[7]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.115   101.485    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   101.056    genClocks[0].genClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        101.056    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 95.883    

Slack (MET) :             95.883ns  (required time - arrival time)
  Source:                 genClocks[0].genClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.828ns (23.340%)  route 2.720ns (76.660%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.623     1.625    genClocks[0].genClock/CLKGame
    SLICE_X53Y96         FDRE                                         r  genClocks[0].genClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  genClocks[0].genClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.956    genClocks[0].genClock/counter[14]
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.080 f  genClocks[0].genClock/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.783     3.864    genClocks[0].genClock/counter[0]_i_4__1_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.988 f  genClocks[0].genClock/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.172     4.160    genClocks[0].genClock/counter[0]_i_2__1_n_0
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  genClocks[0].genClock/counter[14]_i_1__1/O
                         net (fo=14, routed)          0.889     5.173    genClocks[0].genClock/CLK_0
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.501   101.504    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.115   101.485    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   101.056    genClocks[0].genClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        101.056    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 95.883    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[6]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[7]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.913ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.890ns (26.661%)  route 2.448ns (73.339%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.612     1.614    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  Player2/aiPlayer/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           1.047     3.179    Player2/aiPlayer/moveClock/counter[14]
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.303 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.942    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.066 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.231    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.355 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.598     4.952    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.502   101.505    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[1]/C
                         clock pessimism             -0.001   101.504    
                         clock uncertainty           -0.115   101.389    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   100.865    Player2/aiPlayer/moveClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        100.865    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 95.913    

Slack (MET) :             95.913ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.890ns (26.661%)  route 2.448ns (73.339%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.612     1.614    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  Player2/aiPlayer/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           1.047     3.179    Player2/aiPlayer/moveClock/counter[14]
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.303 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.942    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.066 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.231    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.355 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.598     4.952    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.502   101.505    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[2]/C
                         clock pessimism             -0.001   101.504    
                         clock uncertainty           -0.115   101.389    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   100.865    Player2/aiPlayer/moveClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        100.865    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 95.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563     0.565    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     0.854    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  Player2/aiPlayer/moveClock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.011    Player2/aiPlayer/moveClock/counter0_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.064 r  Player2/aiPlayer/moveClock/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.064    Player2/aiPlayer/moveClock/data0[13]
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.830     0.832    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[13]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    Player2/aiPlayer/moveClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563     0.565    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     0.854    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  Player2/aiPlayer/moveClock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.011    Player2/aiPlayer/moveClock/counter0_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.100 r  Player2/aiPlayer/moveClock/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.100    Player2/aiPlayer/moveClock/data0[14]
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.830     0.832    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    Player2/aiPlayer/moveClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.595     0.597    au/clock/CLKGame
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  au/clock/counter_reg[5]/Q
                         net (fo=5, routed)           0.097     0.835    au/clock/counter_reg_n_0_[5]
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  au/clock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.880    au/clock/counter[1]
    SLICE_X5Y136         FDRE                                         r  au/clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.864     0.866    au/clock/CLKGame
    SLICE_X5Y136         FDRE                                         r  au/clock/counter_reg[1]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     0.702    au/clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.694%)  route 0.142ns (43.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.595     0.597    au/clock/CLKGame
    SLICE_X5Y136         FDRE                                         r  au/clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  au/clock/counter_reg[0]/Q
                         net (fo=7, routed)           0.142     0.880    au/clock/counter_reg_n_0_[0]
    SLICE_X4Y136         LUT6 (Prop_lut6_I2_O)        0.045     0.925 r  au/clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.925    au/clock/counter[4]
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.864     0.866    au/clock/CLKGame
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[4]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.092     0.702    au/clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.595     0.597    au/clock/CLKGame
    SLICE_X5Y136         FDRE                                         r  au/clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  au/clock/counter_reg[0]/Q
                         net (fo=7, routed)           0.141     0.879    au/clock/counter_reg_n_0_[0]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.045     0.924 r  au/clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.924    au/clock/counter[3]
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.864     0.866    au/clock/CLKGame
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[3]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.091     0.701    au/clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.590     0.592    ScoreBoard/clk/CLKGame
    SLICE_X1Y122         FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  ScoreBoard/clk/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.901    ScoreBoard/clk/counter[0]
    SLICE_X1Y122         LUT1 (Prop_lut1_I0_O)        0.042     0.943 r  ScoreBoard/clk/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.943    ScoreBoard/clk/counter_1[0]
    SLICE_X1Y122         FDRE                                         r  ScoreBoard/clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.859     0.861    ScoreBoard/clk/CLKGame
    SLICE_X1Y122         FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     0.697    ScoreBoard/clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.595     0.597    au/clock/CLKGame
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  au/clock/counter_reg[3]/Q
                         net (fo=6, routed)           0.167     0.905    au/clock/counter_reg_n_0_[3]
    SLICE_X4Y136         LUT6 (Prop_lut6_I2_O)        0.045     0.950 r  au/clock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.950    au/clock/counter[5]
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.864     0.866    au/clock/CLKGame
    SLICE_X4Y136         FDRE                                         r  au/clock/counter_reg[5]/C
                         clock pessimism             -0.270     0.597    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.092     0.689    au/clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 genClocks[0].genClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.562     0.564    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  genClocks[0].genClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.822    genClocks[0].genClock/counter[8]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  genClocks[0].genClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.930    genClocks[0].genClock/data0[8]
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.832     0.834    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     0.669    genClocks[0].genClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.824    Player1/moveClock/counter[8]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  Player1/moveClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.932    Player1/moveClock/data0[8]
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835     0.837    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     0.671    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 genClocks[0].genClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.562     0.564    genClocks[0].genClock/CLKGame
    SLICE_X53Y95         FDRE                                         r  genClocks[0].genClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  genClocks[0].genClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.822    genClocks[0].genClock/counter[12]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  genClocks[0].genClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.930    genClocks[0].genClock/data0[12]
    SLICE_X53Y95         FDRE                                         r  genClocks[0].genClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.832     0.834    genClocks[0].genClock/CLKGame
    SLICE_X53Y95         FDRE                                         r  genClocks[0].genClock/counter_reg[12]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     0.669    genClocks[0].genClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKGame_clockGenerator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKPixel_clockGenerator
  To Clock:  CLKPixel_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       35.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.250 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.715     5.206    VSync/VCounter
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524    41.250    VSync/CLK
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.079    41.329    
                         clock uncertainty           -0.098    41.230    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524    40.706    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.250 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.715     5.206    VSync/VCounter
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524    41.250    VSync/CLK
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.079    41.329    
                         clock uncertainty           -0.098    41.230    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524    40.706    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.250 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.715     5.206    VSync/VCounter
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524    41.250    VSync/CLK
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.079    41.329    
                         clock uncertainty           -0.098    41.230    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524    40.706    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.250 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.715     5.206    VSync/VCounter
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524    41.250    VSync/CLK
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.079    41.329    
                         clock uncertainty           -0.098    41.230    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524    40.706    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.828ns (23.487%)  route 2.697ns (76.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.247 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.680     5.172    VSync/VCounter
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.521    41.247    VSync/CLK
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.079    41.326    
                         clock uncertainty           -0.098    41.227    
    SLICE_X9Y95          FDRE (Setup_fdre_C_R)       -0.429    40.798    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.828ns (23.487%)  route 2.697ns (76.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.247 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.680     5.172    VSync/VCounter
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.521    41.247    VSync/CLK
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.079    41.326    
                         clock uncertainty           -0.098    41.227    
    SLICE_X9Y95          FDRE (Setup_fdre_C_R)       -0.429    40.798    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.777ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.828ns (24.536%)  route 2.547ns (75.464%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.247 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.529     5.021    VSync/VCounter
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.521    41.247    VSync/CLK
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.079    41.326    
                         clock uncertainty           -0.098    41.227    
    SLICE_X9Y94          FDRE (Setup_fdre_C_R)       -0.429    40.798    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 35.777    

Slack (MET) :             35.777ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.828ns (24.536%)  route 2.547ns (75.464%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.247 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.529     5.021    VSync/VCounter
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.521    41.247    VSync/CLK
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.079    41.326    
                         clock uncertainty           -0.098    41.227    
    SLICE_X9Y94          FDRE (Setup_fdre_C_R)       -0.429    40.798    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 35.777    

Slack (MET) :             35.858ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.828ns (25.855%)  route 2.375ns (74.145%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.250 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.745     2.847    VSync/HS/HCounter_reg__0[6]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.971 f  VSync/HS/VCounter[9]_i_5/O
                         net (fo=2, routed)           0.781     3.753    VSync/HS/VCounter[9]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  VSync/HS/VCounter[9]_i_2/O
                         net (fo=11, routed)          0.491     4.368    VSync/HS/E[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.492 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=9, routed)           0.357     4.849    VSync/VCounter
    SLICE_X10Y93         FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524    41.250    VSync/CLK
    SLICE_X10Y93         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.079    41.329    
                         clock uncertainty           -0.098    41.230    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    40.706    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 35.858    

Slack (MET) :             35.921ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 1.127ns (35.456%)  route 2.052ns (64.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.247 - 39.722 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.644     1.646    VSync/HS/CLK
    SLICE_X12Y94         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.478     2.124 r  VSync/HS/HCounter_reg[2]/Q
                         net (fo=26, routed)          0.913     3.037    VSync/HS/HCounter_reg__0[2]
    SLICE_X12Y93         LUT5 (Prop_lut5_I3_O)        0.321     3.358 f  VSync/HS/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.503     3.861    VSync/HS/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.328     4.189 r  VSync/HS/HCounter[9]_i_1/O
                         net (fo=10, routed)          0.636     4.825    VSync/HS/clear
    SLICE_X12Y94         FDRE                                         r  VSync/HS/HCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.521    41.247    VSync/HS/CLK
    SLICE_X12Y94         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.122    41.369    
                         clock uncertainty           -0.098    41.270    
    SLICE_X12Y94         FDRE (Setup_fdre_C_R)       -0.524    40.746    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         40.746    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                 35.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.505%)  route 0.101ns (32.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/HS/CLK
    SLICE_X12Y93         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=24, routed)          0.101     0.839    VSync/HS/HCounter_reg__0[4]
    SLICE_X13Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.884 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.884    VSync/HS/p_0_in[5]
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.092     0.680    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/CLK
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  VSync/VCounter_reg[5]/Q
                         net (fo=26, routed)          0.146     0.862    VSync/VCounter_reg__0[5]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.907    VSync/p_0_in__0[5]
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/CLK
    SLICE_X9Y95          FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.092     0.667    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.115%)  route 0.168ns (46.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  VSync/HS/HCounter_reg[8]/Q
                         net (fo=26, routed)          0.168     0.883    VSync/HS/HCounter_reg__0[8]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.049     0.932 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.932    VSync/HS/p_0_in[9]
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.107     0.682    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.179     0.895    VSync/HS/HCounter_reg__0[6]
    SLICE_X13Y93         LUT3 (Prop_lut3_I1_O)        0.042     0.937 r  VSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.937    VSync/HS/p_0_in[7]
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.107     0.682    VSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  VSync/HS/HCounter_reg[8]/Q
                         net (fo=26, routed)          0.168     0.883    VSync/HS/HCounter_reg__0[8]
    SLICE_X13Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.928 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.928    VSync/HS/p_0_in[8]
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.092     0.667    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=29, routed)          0.179     0.895    VSync/HS/HCounter_reg__0[6]
    SLICE_X13Y93         LUT2 (Prop_lut2_I1_O)        0.045     0.940 r  VSync/HS/HCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.940    VSync/HS/p_0_in[6]
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/HS/CLK
    SLICE_X13Y93         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.091     0.666    VSync/HS/HCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.607%)  route 0.212ns (50.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/CLK
    SLICE_X10Y93         FDRE                                         r  VSync/VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  VSync/VCounter_reg[4]/Q
                         net (fo=26, routed)          0.212     0.951    VSync/VCounter_reg__0[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  VSync/VCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.996    VSync/p_0_in__0[6]
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/CLK
    SLICE_X10Y95         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism             -0.255     0.591    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.121     0.712    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/CLK
    SLICE_X9Y93          FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.716 f  VSync/VCounter_reg[0]/Q
                         net (fo=29, routed)          0.204     0.919    VSync/VCounter_reg__0[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.964 r  VSync/VCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.964    VSync/VCounter[0]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  VSync/VCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/CLK
    SLICE_X9Y93          FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.091     0.666    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.161%)  route 0.223ns (51.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/HS/CLK
    SLICE_X12Y94         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=32, routed)          0.223     0.961    VSync/HS/HCounter_reg__0[1]
    SLICE_X12Y94         LUT3 (Prop_lut3_I1_O)        0.043     1.004 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.004    VSync/HS/p_0_in[2]
    SLICE_X12Y94         FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/HS/CLK
    SLICE_X12Y94         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.131     0.706    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.183ns (44.400%)  route 0.229ns (55.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.575    VSync/CLK
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  VSync/VCounter_reg[2]/Q
                         net (fo=27, routed)          0.229     0.945    VSync/VCounter_reg__0[2]
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.042     0.987 r  VSync/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.987    VSync/p_0_in__0[3]
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844     0.846    VSync/CLK
    SLICE_X9Y94          FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.107     0.682    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKPixel_clockGenerator
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y4    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X13Y93     VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y94     VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y94     VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y93     VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y93     VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X13Y93     VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X13Y93     VSync/HS/HCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X13Y93     VSync/HS/HCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y94     VSync/HS/HCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y94     VSync/HS/HCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y94     VSync/HS/HCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y94     VSync/HS/HCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y93     VSync/HS/HCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y93     VSync/HS/HCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y93     VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y93     VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y94     VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y94     VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y93     VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y93     VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y93     VSync/HS/HCounter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



