.device LFE5U-25F

.comment Part: LFE5U-25F-6CABGA256

.tile CIB_R10C1:CIB_LR
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R11C1:CIB_LR
arc: E1_H02E0301 E1_H01W0100
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203

.tile CIB_R13C10:CIB_DSP
arc: E3_H06E0103 V01N0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06E0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003

.tile CIB_R13C11:CIB_DSP
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 V06S0203

.tile CIB_R13C12:CIB_DSP
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601

.tile CIB_R13C13:CIB_DSP
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06N0303
arc: E3_H06E0003 N3_V06S0003
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R13C14:CIB_DSP
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 S3_V06N0203
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R13C15:CIB_DSP
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R13C16:CIB_DSP
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0701 V06N0203
arc: H01W0000 W3_H06E0103

.tile CIB_R13C17:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R13C18:CIB_DSP
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0003 E1_H02W0001
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R13C19:CIB_DSP
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0401 V02N0401
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C20:CIB_DSP
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0103 V01N0101

.tile CIB_R13C21:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 V01N0001

.tile CIB_R13C22:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JQ2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: H01W0000 JQ6
arc: H01W0100 JQ0
arc: JB0 V00T0000
arc: JB1 H02E0301
arc: JB2 H00R0000
arc: JB3 W1_H02E0101
arc: JB4 V02S0501
arc: JB5 H00L0000
arc: JB6 V00B0000
arc: JB7 S1_V02N0701
arc: JCE0 H00L0100
arc: JD0 E1_H02W0201
arc: JD1 V00B0100
arc: JD2 N1_V02S0001
arc: JD3 V00T0100
arc: JD4 W1_H02E0201
arc: JD5 H00R0100
arc: JD6 H02E0001
arc: JD7 E1_H02W0001
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: N1_V01N0001 JF1
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JF4
arc: N1_V02N0701 JF5
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 JF7
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 JF3
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R13C23:CIB_DSP
arc: E1_H01E0001 JQ1
arc: E1_H01E0101 JQ2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF0
arc: H01W0100 JF4
arc: JB0 E1_H02W0101
arc: JB1 V02N0101
arc: JB2 H00R0100
arc: JB3 E1_H02W0301
arc: JB4 S1_V02N0501
arc: JB5 H02W0301
arc: JB6 V00T0000
arc: JB7 S1_V02N0701
arc: JD0 H00R0000
arc: JD1 V00B0100
arc: JD2 H02E0201
arc: JD3 V00T0100
arc: JD4 H00L0100
arc: JD5 W1_H02E0201
arc: JD6 V00B0000
arc: JD7 V02S0601
arc: JLSR1 H02E0301
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JQ0
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 JF6
arc: N1_V02N0701 JQ5
arc: N3_V06N0303 JF5
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 JF3
arc: W1_H02W0201 JF2
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 JF1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R13C24:CIB_DSP
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0401
arc: H01W0000 JF7
arc: H01W0100 JF6
arc: JB0 V00T0000
arc: JB1 H02E0301
arc: JB2 N1_V02S0101
arc: JB3 H00L0000
arc: JB4 V02N0501
arc: JB5 W1_H02E0101
arc: JB6 S1_V02N0501
arc: JB7 H02E0101
arc: JD0 V00T0100
arc: JD1 H00R0000
arc: JD2 S1_V02N0201
arc: JD3 V00B0100
arc: JD4 H00L0100
arc: JD5 N1_V02S0601
arc: JD6 H02E0001
arc: JD7 H02W0201
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 JF3
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 JF1
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06N0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 V06S0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R13C25:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF0
arc: E1_H02E0101 JF3
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 V01N0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: H01W0100 JF1
arc: JB0 V00T0000
arc: JB1 H00R0100
arc: JB2 S1_V02N0101
arc: JB3 H00R0000
arc: JB4 N1_V02S0501
arc: JB5 V02S0501
arc: JB6 S1_V02N0701
arc: JB7 H02W0301
arc: JD0 W1_H02E0201
arc: JD1 N1_V02S0001
arc: JD2 V00B0100
arc: JD3 H02W0201
arc: JD4 E1_H02W0201
arc: JD5 H02E0001
arc: JD6 S1_V02N0401
arc: JD7 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JF2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JF4
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 JF5
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 JF7
arc: E1_H02E0301 W3_H06E0003
arc: H01W0000 W3_H06E0103
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R13C26:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: JB1 S1_V02N0301
arc: JB3 H00R0100
arc: JB4 E1_H02W0301
arc: JB5 H00L0000
arc: JB6 V00B0000
arc: JB7 W1_H02E0301
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCE2 V02N0601
arc: JCE3 V02N0601
arc: JD0 V00B0100
arc: JD2 V00T0100
arc: JD4 N1_V02S0401
arc: JD5 W1_H02E0201
arc: JD6 H02E0201
arc: JD7 H00L0100
arc: N1_V01N0101 JF5
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF4
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V06S0303
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 S3_V06N0103
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R13C27:CIB_DSP
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF6
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0100 JF1
arc: JB0 V00B0000
arc: JB1 E1_H02W0301
arc: JB2 H00R0000
arc: JB3 H00R0100
arc: JB4 H00L0000
arc: JB5 S1_V02N0501
arc: JB6 V00B0100
arc: JB7 V02N0701
arc: JD0 H02W0001
arc: JD1 N1_V01S0000
arc: JD2 V00T0100
arc: JD3 N1_V02S0001
arc: JD4 H02E0001
arc: JD5 V02S0401
arc: JD6 V01N0001
arc: JD7 N1_V02S0601
arc: N1_V01N0101 JF3
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 JF2
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 JF4
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 JF7
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 JF5
arc: W1_H02W0701 S3_V06N0203
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R13C28:CIB_DSP
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: H01W0100 JF0
arc: JB0 V00T0000
arc: JB1 H02W0101
arc: JB2 H00R0000
arc: JB4 V02N0701
arc: JD0 N1_V02S0001
arc: JD1 H02E0201
arc: JD3 H02E0001
arc: JD5 H00R0100
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0103 JF1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R13C29:CIB_DSP
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V01N0101
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R13C2:CIB_DSP
arc: E1_H02E0201 V06S0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201

.tile CIB_R13C30:CIB_DSP
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R13C31:CIB_DSP
arc: N1_V02N0601 S1_V02N0601

.tile CIB_R13C36:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R13C3:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R13C42:CIB_DSP
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R13C4:CIB_DSP
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 V06S0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103

.tile CIB_R13C5:CIB_DSP
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E3_H06E0203 V01N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201

.tile CIB_R13C6:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000

.tile CIB_R13C7:CIB_DSP
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103

.tile CIB_R13C8:CIB_DSP
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 N3_V06S0003

.tile CIB_R13C9:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: W1_H02W0601 V06N0303

.tile CIB_R14C1:CIB_LR
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V06S0103
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R15C1:CIB_LR
arc: E1_H02E0601 E1_H01W0000

.tile CIB_R16C1:CIB_LR
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301

.tile CIB_R17C1:CIB_LR
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0301 H02W0301

.tile CIB_R19C1:CIB_LR
arc: E1_H02E0101 S1_V02N0101

.tile CIB_R1C10:CIB
arc: H01W0000 JQ0
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H02E0401

.tile CIB_R1C11:CIB
arc: H00L0100 V02N0101
arc: JA0 H00L0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
enum: CIB.JB0MUX 0

.tile CIB_R1C15:CIB
arc: S1_V02S0001 S3_V06N0003

.tile CIB_R1C16:CIB
arc: E3_H06E0003 S3_V06N0003

.tile CIB_R1C17:CIB
arc: S1_V02S0201 S3_V06N0103

.tile CIB_R1C19:CIB
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0001 H06E0003

.tile CIB_R1C21:CIB
arc: E3_H06E0303 V06N0303
arc: S1_V02S0201 S3_V06N0103

.tile CIB_R1C22:CIB
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003

.tile CIB_R1C23:CIB
arc: S1_V02S0601 S3_V06N0303

.tile CIB_R1C24:CIB
arc: S1_V02S0601 H06E0303

.tile CIB_R1C25:CIB
arc: V01S0000 S3_V06N0103
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R1C26:CIB
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201

.tile CIB_R1C27:CIB
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 W3_H06E0303

.tile CIB_R1C28:CIB
arc: S1_V02S0201 H06E0103

.tile CIB_R1C29:CIB
arc: S1_V02S0101 E1_H02W0101

.tile CIB_R1C31:CIB
arc: W1_H02W0101 W3_H06E0103

.tile CIB_R1C6:CIB
arc: S1_V02S0501 V01N0101

.tile CIB_R1C9:CIB
arc: E1_H02E0401 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile CIB_R20C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R21C1:CIB_LR
arc: N1_V02N0101 E3_H06W0103

.tile CIB_R22C1:CIB_LR
arc: E1_H02E0201 S1_V02N0201

.tile CIB_R24C1:CIB_LR
arc: E1_H02E0001 V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: S3_V06S0103 H06W0103

.tile CIB_R25C10:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 JQ6
arc: H00R0100 V02S0501
arc: JA0 V02S0701
arc: JA1 H02E0501
arc: JA2 V00T0000
arc: JA3 W1_H02E0501
arc: JA4 W1_H02E0701
arc: JA5 N1_V02S0301
arc: JC0 H00R0100
arc: JC1 W1_H02E0401
arc: JC2 E1_H01W0000
arc: JC3 V02N0601
arc: JC4 S1_V02N0001
arc: JC5 W1_H02E0601
arc: JCLK0 G_HPBX0000
arc: JD0 H02E0201
arc: JD1 H02E0001
arc: JD6 V02S0401
arc: JD7 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: W3_H06W0203 N1_V01S0000
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0

.tile CIB_R25C11:CIB_EBR
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 JQ1
arc: E3_H06E0303 JQ5
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: JA0 E1_H02W0501
arc: JA1 H02W0701
arc: JA2 V00B0000
arc: JA3 V00T0000
arc: JA5 H02W0501
arc: JB1 V02N0101
arc: JB3 H00R0100
arc: JB5 W1_H02E0301
arc: JB7 E1_H02W0301
arc: JC0 H02E0601
arc: JC1 W1_H02E0601
arc: JC2 H02W0601
arc: JC3 V02S0401
arc: JC4 W1_H02E0401
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD2 H02W0001
arc: JD4 E1_H01W0100
arc: JD6 H00L0100
arc: JLSR1 H02W0501
arc: N1_V01N0001 JQ3
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: H01W0000 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C12:CIB_EBR
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ5
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: JA0 H00L0100
arc: JA1 W1_H02E0701
arc: JA4 H02E0701
arc: JA5 H02E0501
arc: JA6 N1_V02S0301
arc: JA7 V00T0100
arc: JB1 V02N0101
arc: JB3 H00R0000
arc: JB5 H02W0101
arc: JB7 W1_H02E0301
arc: JC0 E1_H01W0000
arc: JC1 E1_H02W0601
arc: JC4 V00B0100
arc: JC5 H02W0601
arc: JC6 H02E0401
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0000
arc: JD0 H02E0001
arc: JD2 W1_H02E0201
arc: JD4 H00R0100
arc: JD6 E1_H02W0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 JQ0
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: H01W0100 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C13:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF3
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: JA0 E1_H02W0701
arc: JA1 V02N0501
arc: JA2 H00L0100
arc: JA3 V00T0000
arc: JA5 V00T0100
arc: JA7 V00T0100
arc: JB0 H00R0100
arc: JB1 W1_H02E0101
arc: JB3 H02W0301
arc: JB5 S1_V02N0701
arc: JB7 H02E0101
arc: JC2 V02N0401
arc: JC3 N1_V02S0601
arc: JC4 V00T0100
arc: JC6 V00T0100
arc: JCLK0 G_HPBX0000
arc: JD0 E1_H02W0201
arc: JD1 V00B0100
arc: JD2 H02E0201
arc: JD3 H00R0000
arc: JD4 S1_V02N0601
arc: JD6 V00B0000
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF4
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 JF5
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C14:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: H01W0000 JF3
arc: H01W0100 JF6
arc: JA0 H00L0100
arc: JA4 N1_V01S0100
arc: JA5 H02E0501
arc: JA7 V02N0101
arc: JB1 H02W0301
arc: JB3 H00R0100
arc: JB5 H00R0000
arc: JB7 H02E0301
arc: JC0 H02E0401
arc: JC1 H00L0000
arc: JC4 W1_H02E0401
arc: JC5 V00T0000
arc: JC6 V02N0201
arc: JC7 N1_V02S0001
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD2 V00T0100
arc: JD4 V02N0401
arc: JD6 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 JF1
arc: N1_V02N0401 JF4
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: E1_H01E0101 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JA1MUX 0

.tile CIB_R25C15:CIB_EBR
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 JQ2
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02N0201
arc: H00L0100 H02W0101
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF1
arc: JA0 V02S0501
arc: JA1 V02N0501
arc: JA2 V00T0000
arc: JA3 H00L0100
arc: JA5 V02S0301
arc: JB1 V02N0101
arc: JB3 S1_V02N0301
arc: JB5 N1_V02S0701
arc: JB7 E1_H02W0101
arc: JC0 H02E0601
arc: JC1 V02N0401
arc: JC2 H00L0000
arc: JC3 N1_V01S0100
arc: JC4 V00B0100
arc: JCLK0 G_HPBX0000
arc: JD0 V00T0100
arc: JD2 S1_V02N0001
arc: JD4 H02W0201
arc: JD6 H00R0100
arc: JLSR1 V00B0100
arc: N1_V02N0001 JF0
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0303 JQ5
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C16:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ7
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H01W0000 JQ6
arc: JA0 H00L0100
arc: JA1 V02N0701
arc: JA4 V02N0301
arc: JA5 V00T0100
arc: JA6 S1_V02N0301
arc: JA7 H02E0501
arc: JB1 H02E0101
arc: JB3 H00L0000
arc: JB5 H02E0301
arc: JB7 V00T0000
arc: JC0 N1_V02S0601
arc: JC1 W1_H02E0401
arc: JC4 S1_V02N0001
arc: JC5 H02E0601
arc: JC6 H02W0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0000
arc: JD0 H02W0201
arc: JD2 W1_H02E0201
arc: JD4 V02S0601
arc: JD6 V01N0001
arc: N1_V01N0001 JQ2
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 JQ0
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ4
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V06S0203
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C17:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H01W0000 JF6
arc: H01W0100 JQ5
arc: JB4 S1_V02N0501
arc: JB5 H00R0000
arc: JB7 V00B0100
arc: JD4 H02E0001
arc: JD5 V02N0401
arc: JD6 H00L0100
arc: JD7 S1_V02N0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JF5
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C18:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0601
arc: H01W0000 JF4
arc: H01W0100 JF2
arc: JA0 H02E0701
arc: JA1 H00R0000
arc: JA2 V02S0701
arc: JA3 V00B0000
arc: JA5 V00T0100
arc: JA7 V00T0100
arc: JB1 H02W0301
arc: JB3 H02E0101
arc: JB5 H00L0000
arc: JB7 W1_H02E0301
arc: JC2 W1_H02E0401
arc: JC3 N1_V01N0001
arc: JC4 V00T0100
arc: JC6 V00T0100
arc: JCLK0 G_HPBX0000
arc: JD0 N1_V02S0001
arc: JD2 V00B0100
arc: JD4 H00L0100
arc: JD6 E1_H02W0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JF3
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C19:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JA0 S1_V02N0501
arc: JA1 H00L0000
arc: JA2 W1_H02E0501
arc: JA3 S1_V02N0701
arc: JA4 H02E0501
arc: JC0 H02W0601
arc: JC1 V02S0401
arc: JC2 H00L0100
arc: JC3 E1_H02W0601
arc: JC4 W1_H02E0401
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0001
arc: JD1 H00R0000
arc: JD2 V00B0100
arc: JD3 V00T0100
arc: JD4 H02E0201
arc: JD5 H00R0100
arc: JD6 E1_H02W0201
arc: JD7 V02S0601
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 JF2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 JF5
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C1:CIB_LR_S
arc: N1_V02N0001 S1_V02N0001

.tile CIB_R25C20:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0701
arc: H01W0000 JQ4
arc: H01W0100 JQ1
arc: JA0 H02E0501
arc: JA1 H02E0501
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 V02N0301
arc: JA7 V02N0301
arc: JB1 H00R0100
arc: JB3 S1_V02N0301
arc: JB5 N1_V02S0501
arc: JC0 S1_V02N0401
arc: JC1 S1_V02N0401
arc: JC2 H00L0000
arc: JC3 H00L0000
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD2 W1_H02E0001
arc: JD4 H00L0100
arc: JLSR1 H02E0301
arc: N1_V01N0001 JQ2
arc: N1_V01N0101 JQ0
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 JQ3
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C21:CIB_EBR
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: JA0 H00R0000
arc: JA1 H00R0000
arc: JA4 V00T0000
arc: JA5 V00T0000
arc: JA6 V00T0100
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC4 S1_V02N0001
arc: JC5 S1_V02N0001
arc: JC6 V00B0100
arc: JC7 V00B0100
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C22:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 H02E0701
arc: H01W0000 JQ3
arc: H01W0100 JQ7
arc: JA0 H02W0701
arc: JA1 H02W0701
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 V02N0301
arc: JA7 V02N0301
arc: JB1 H00R0100
arc: JB3 H02E0301
arc: JB5 V02N0501
arc: JB7 N1_V02S0501
arc: JC0 V02S0401
arc: JC1 V02S0401
arc: JC2 H00L0000
arc: JC3 H00L0000
arc: JCLK0 G_HPBX0000
arc: JD0 H02W0001
arc: JD2 V02N0001
arc: JD4 H00L0100
arc: JD6 H02W0201
arc: JLSR1 V00B0100
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JQ0
arc: N1_V02N0001 JQ2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 JQ5
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ6
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C23:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 V06N0003
arc: E3_H06E0303 V06N0303
arc: JA0 V02N0701
arc: JA1 W1_H02E0501
arc: JA4 V00T0100
arc: JA5 E1_H01W0000
arc: JA6 W1_H02E0501
arc: JA7 V00T0100
arc: JC0 H02E0601
arc: JC1 S1_V02N0601
arc: JC4 V00T0000
arc: JC5 W1_H02E0401
arc: JC6 W1_H02E0401
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C24:CIB_EBR
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06S0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0701
arc: H01W0100 JQ2
arc: JA0 H02W0701
arc: JA1 H02W0701
arc: JA2 H02E0501
arc: JA3 H02E0501
arc: JA6 V00T0100
arc: JA7 V00T0100
arc: JB3 H02E0101
arc: JB5 H00R0000
arc: JC0 H02W0601
arc: JC1 H02W0601
arc: JC2 H00R0100
arc: JC3 H00R0100
arc: JC6 E1_H02W0601
arc: JC7 E1_H02W0601
arc: JCLK0 G_HPBX0000
arc: JD2 V02S0201
arc: JD4 V02N0601
arc: JLSR1 V00B0000
arc: N1_V01N0101 JQ5
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 JQ3
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C25:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0201
arc: H00R0100 H02E0701
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA4 H02W0501
arc: JA5 H02W0501
arc: JA6 V00T0100
arc: JA7 V00T0100
arc: JC0 H00R0100
arc: JC1 H00R0100
arc: JC4 V02N0201
arc: JC5 V02N0201
arc: JC6 V00T0000
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0601 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C26:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H01W0100 JQ5
arc: JB5 V02N0501
arc: JB7 V00T0000
arc: JD4 V00B0000
arc: JD6 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 JQ7
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ6
arc: W3_H06W0003 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C27:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: H01W0100 E3_H06W0303
arc: JA0 W1_H02E0701
arc: JA1 W1_H02E0701
arc: JA2 E1_H02W0501
arc: JA3 E1_H02W0501
arc: JA6 V00T0100
arc: JA7 V00T0100
arc: JC0 W1_H02E0601
arc: JC1 W1_H02E0601
arc: JC2 V02S0601
arc: JC3 V02S0601
arc: JC6 H02E0601
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0000
arc: JLSR1 W1_H02E0301
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C28:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: H01W0000 JQ6
arc: H01W0100 E3_H06W0303
arc: JA0 W1_H02E0701
arc: JA1 H00R0000
arc: JA2 E1_H01E0001
arc: JA3 H00L0100
arc: JA4 V00T0100
arc: JA5 W1_H02E0501
arc: JC0 H02W0401
arc: JC1 H02W0601
arc: JC2 V02S0401
arc: JC3 H00L0100
arc: JC4 V00T0100
arc: JC5 W1_H02E0401
arc: JCLK0 G_HPBX0000
arc: JD6 H02E0201
arc: JD7 H00R0100
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 JQ7
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0701
arc: V00T0100 H02E0101
arc: W1_H02W0701 V06S0203
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C29:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E3_H06E0303 V06S0303
arc: H00R0100 N1_V02S0501
arc: H01W0100 JQ1
arc: JA0 N1_V02S0701
arc: JA1 N1_V02S0701
arc: JA2 S1_V02N0501
arc: JA3 S1_V02N0501
arc: JA6 V02S0101
arc: JA7 V02S0101
arc: JB1 H00R0100
arc: JC0 W1_H02E0601
arc: JC1 W1_H02E0601
arc: JC2 H02W0601
arc: JC3 H02W0601
arc: JC6 W1_H02E0401
arc: JC7 V02N0001
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0201
arc: JLSR1 H02E0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C2:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H02W0501
arc: V01S0100 N3_V06S0303

.tile CIB_R25C30:CIB_EBR
arc: JA0 W1_H02E0701
arc: JA1 V02S0701
arc: JA4 H02E0501
arc: JA5 H02E0501
arc: JA6 N1_V02S0101
arc: JA7 N1_V02S0101
arc: JC0 H02E0401
arc: JC1 H02E0401
arc: JC4 W1_H02E0401
arc: JC5 W1_H02E0401
arc: JC6 V00T0100
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0000
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C31:CIB_EBR
arc: N1_V02N0601 S1_V02N0601
arc: W1_H02W0601 S1_V02N0601
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R25C32:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06S0303
arc: W3_H06W0003 E1_H01W0000

.tile CIB_R25C33:CIB_EBR
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: H01W0000 JQ3
arc: JA0 H02W0701
arc: JA1 H02W0701
arc: JA2 E1_H02W0501
arc: JA3 E1_H02W0501
arc: JA6 H00L0000
arc: JA7 H00L0000
arc: JB1 H01W0100
arc: JB3 H00R0100
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC2 H02E0601
arc: JC3 H02E0601
arc: JC6 V02N0001
arc: JC7 V00B0100
arc: JCLK0 G_HPBX0000
arc: JD0 H02E0201
arc: JD2 V02N0201
arc: JLSR1 V00B0000
arc: N1_V02N0201 JQ2
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: H01W0100 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C34:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: JA0 W1_H02E0501
arc: JA1 S1_V02N0501
arc: JA4 W1_H02E0701
arc: JA5 W1_H02E0501
arc: JA6 V00T0100
arc: JA7 W1_H02E0701
arc: JC0 H02E0601
arc: JC1 V02N0401
arc: JC4 V02N0201
arc: JC5 H02E0401
arc: JC6 H02W0601
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0000
arc: V00T0100 S1_V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C35:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 E3_H06W0303
arc: H01W0000 JQ5
arc: H01W0100 JQ4
arc: JA0 E1_H02W0701
arc: JA2 V00T0000
arc: JA6 E1_H02W0501
arc: JC1 V02S0401
arc: JC3 V02N0401
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ7
arc: V00T0000 H02W0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C36:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: H00R0000 H02W0601
arc: H01W0100 JQ2
arc: JA0 V02S0701
arc: JA4 S1_V02N0101
arc: JA6 H00R0000
arc: JC1 H02E0401
arc: JC5 S1_V02N0201
arc: JC7 E1_H02W0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0201 JQ0
arc: N1_V02N0401 E3_H06W0203
arc: E1_H02E0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0103 JQ1
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C37:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06N0203
arc: H01W0100 JQ5
arc: N1_V01N0101 JQ4
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0501 V02N0501
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C38:CIB_EBR
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0501 H01E0101
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: H01W0100 JQ0
arc: JA0 H00L0100
arc: JA2 V00T0000
arc: JA6 H00R0000
arc: JC1 H02E0401
arc: JC3 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: W1_H02W0601 W3_H06E0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C39:CIB_EBR
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: JA0 E1_H02W0501
arc: JA1 W1_H02E0701
arc: JA2 W1_H02E0501
arc: JA3 V00B0000
arc: JA4 N1_V02S0301
arc: JA5 N1_V02S0101
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: V00B0000 W1_H02E0601
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R25C3:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: W1_H02W0501 N3_V06S0303

.tile CIB_R25C40:CIB_EBR
arc: E1_H02E0101 V06N0103
arc: H01W0100 JQ2
arc: JA0 W1_H02E0501
arc: JA2 V00T0000
arc: JA6 V02N0101
arc: JC1 V02S0401
arc: JC3 N1_V02S0601
arc: V00T0000 W1_H02E0001
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C41:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: JA0 W1_H02E0501
arc: JA4 V00T0100
arc: JA6 W1_H02E0701
arc: JC1 N1_V02S0401
arc: JC5 S1_V02N0001
arc: JC7 H02W0601
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: V00T0100 H02E0101
arc: W1_H02W0501 S1_V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C42:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ2
arc: H01W0100 JQ0
arc: JA0 H02W0501
arc: JA2 E1_H01E0001
arc: JA6 V02N0301
arc: JC1 H02W0401
arc: JC3 H00R0100
arc: W1_H02W0601 H01E0001
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C43:CIB_EBR
arc: JA0 V02N0501
arc: JA4 V00T0000
arc: JA6 V00T0100
arc: JC1 S1_V02N0601
arc: JC5 W1_H02E0601
arc: JC7 W1_H02E0401
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0401 V02S0401
arc: E1_H01E0001 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C44:CIB_EBR
arc: W1_H02W0001 H01E0001
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C4:CIB_EBR
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 JQ0
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 JQ7
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 JQ3
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 JQ5
arc: JA0 V02N0501
arc: JA2 V00B0000
arc: JA6 H02E0501
arc: JC1 H02E0601
arc: JC3 V02N0401
arc: N1_V02N0201 JQ2
arc: N1_V02N0401 JQ6
arc: V00B0000 W1_H02E0401
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C5:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 H02E0201
arc: JA0 H00L0000
arc: JA4 V00T0100
arc: JA6 W1_H02E0701
arc: JC1 H02E0401
arc: JC5 H02W0401
arc: JC7 H02E0601
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 JQ0
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0201 H02W0201
arc: V00T0100 H02E0301
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C6:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: JA0 V02S0501
arc: JA1 H02W0701
arc: JA2 V00T0000
arc: JA3 H02W0501
arc: JA5 E1_H02W0701
arc: JB3 N1_V02S0301
arc: JB5 S1_V02N0701
arc: JB7 V00B0100
arc: JC0 H00R0100
arc: JC1 N1_V02S0601
arc: JC2 V02S0601
arc: JC3 H00L0100
arc: JC4 E1_H02W0601
arc: JCLK0 G_HPBX0000
arc: JD2 V02S0201
arc: JD4 V00B0000
arc: JD6 N1_V02S0401
arc: JLSR1 E1_H02W0301
arc: N1_V01N0001 JQ6
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ5
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V06S0203
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C7:CIB_EBR
arc: E1_H01E0001 JQ2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: H01W0000 JQ2
arc: H01W0100 JQ4
arc: JA0 H00L0000
arc: JA1 W1_H02E0701
arc: JA4 H02E0501
arc: JA5 N1_V02S0101
arc: JA6 W1_H02E0501
arc: JA7 H02W0501
arc: JB1 V00T0000
arc: JB3 H02W0101
arc: JB5 S1_V02N0501
arc: JB7 V02N0701
arc: JC0 S1_V02N0601
arc: JC1 W1_H02E0401
arc: JC4 V00B0100
arc: JC5 H02E0401
arc: JC6 W1_H02E0601
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD2 W1_H02E0001
arc: JD4 H02W0001
arc: JD6 V00B0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 JQ0
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C8:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 S1_V02N0301
arc: H00R0100 W1_H02E0701
arc: H01W0100 JQ7
arc: JB1 H00R0100
arc: JB3 W1_H02E0301
arc: JB5 V02N0701
arc: JB7 E1_H02W0101
arc: JD0 V00B0100
arc: JD2 W1_H02E0001
arc: JD4 H00L0100
arc: JD6 V01N0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H06W0303
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C9:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0501
arc: H01W0100 JQ0
arc: JA0 W1_H02E0501
arc: JA1 W1_H02E0701
arc: JA2 H00L0100
arc: JA3 N1_V02S0501
arc: JA5 V02S0301
arc: JB1 V00T0000
arc: JB3 H02E0101
arc: JB5 V00B0100
arc: JB7 S1_V02N0701
arc: JC0 V02S0401
arc: JC1 H00R0100
arc: JC2 N1_V01S0100
arc: JC3 H00L0000
arc: JC4 V02S0201
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD2 S1_V02N0201
arc: JD4 W1_H02E0001
arc: JD6 V00B0000
arc: JLSR1 H02E0301
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 N1_V02S0501
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R26C1:CIB_LR
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003

.tile CIB_R27C1:CIB_LR
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: N1_V02N0001 E3_H06W0003

.tile CIB_R29C1:CIB_LR
arc: JD7 S1_V02N0601

.tile CIB_R31C1:CIB_LR
arc: N1_V02N0601 S3_V06N0303

.tile CIB_R37C10:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0401
arc: JA0 H00L0100
arc: JA1 H00L0000
arc: JA2 W1_H02E0501
arc: JA3 V02S0501
arc: JA4 H02W0501
arc: JA5 E1_H02W0701
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: JD6 V02S0401
arc: JD7 W1_H02E0201
arc: N1_V01N0001 JQ7
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R37C11:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 H02E0001
arc: H01W0000 JQ0
arc: H01W0100 JQ4
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 V00T0000
arc: JA3 V00T0000
arc: JA6 V02N0301
arc: JA7 V02N0301
arc: JB1 E1_H02W0301
arc: JB3 H02W0301
arc: JB5 H02E0101
arc: JC0 H02E0401
arc: JC1 H02E0401
arc: JC2 W1_H02E0601
arc: JC3 W1_H02E0601
arc: JCLK0 G_HPBX0000
arc: JD0 V02N0001
arc: JD2 W1_H02E0001
arc: JD4 W1_H02E0201
arc: JLSR1 H02E0301
arc: N1_V01N0001 JQ3
arc: N1_V01N0101 JQ1
arc: N1_V02N0201 JQ2
arc: N1_V02N0701 JQ5
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 N1_V02S0501
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C12:CIB_EBR
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 W1_H02E0601
arc: JA0 H00R0000
arc: JA1 H00R0000
arc: JA4 V02N0301
arc: JA5 V02N0301
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0301
arc: JC0 H02E0601
arc: JC1 H02E0601
arc: JC4 H02E0401
arc: JC5 H02E0401
arc: JC6 V00T0100
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 W3_H06E0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C13:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H01W0000 JQ1
arc: H01W0100 JQ3
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 H00L0100
arc: JA3 H00L0100
arc: JA6 V02S0101
arc: JA7 V02S0101
arc: JB1 W1_H02E0301
arc: JB3 H00R0000
arc: JC0 V02N0601
arc: JC1 V02N0601
arc: JC2 H02E0401
arc: JC3 H02E0401
arc: JC6 V02S0201
arc: JC7 V02S0201
arc: JCLK0 G_HPBX0000
arc: JD0 N1_V02S0001
arc: JD2 W1_H02E0201
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C14:CIB_EBR
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 E1_H02W0201
arc: H00R0000 N1_V02S0601
arc: JA0 W1_H02E0701
arc: JA1 H00R0000
arc: JA4 W1_H02E0501
arc: JA5 W1_H02E0701
arc: JA6 H00R0000
arc: JA7 W1_H02E0501
arc: JC0 W1_H02E0601
arc: JC1 H00L0000
arc: JC4 V00T0000
arc: JC5 H02E0601
arc: JC6 H02E0601
arc: JC7 W1_H02E0601
arc: JCLK0 G_HPBX0000
arc: V00T0000 E1_H02W0201
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C15:CIB_EBR
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0501
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 V00T0000
arc: JA3 V00T0000
arc: JA6 H02W0701
arc: JA7 H02W0701
arc: JB3 V02S0301
arc: JB5 N1_V02S0701
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC2 V02S0401
arc: JC3 V02S0401
arc: JC6 W1_H02E0401
arc: JC7 W1_H02E0401
arc: JCLK0 G_HPBX0000
arc: JD2 N1_V01S0000
arc: JD4 H00R0100
arc: JLSR1 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R37C16:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V06S0203
arc: JA0 N1_V02S0501
arc: JA1 N1_V02S0501
arc: JA4 H02E0701
arc: JA5 H02E0701
arc: JA6 W1_H02E0701
arc: JA7 W1_H02E0701
arc: JC0 H02E0601
arc: JC1 H02E0601
arc: JC4 V00B0100
arc: JC5 V00B0100
arc: JC6 H02E0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0000
arc: V00B0100 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C17:CIB_EBR
arc: E1_H02E0701 W1_H02E0701
arc: JB5 N1_V02S0701
arc: JB7 V02N0501
arc: JD4 H02W0001
arc: JD6 H02E0201
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JQ5
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 E1_H02W0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R37C18:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0401
arc: H01W0100 JQ1
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 V02S0701
arc: JA3 V02S0701
arc: JA6 W1_H02E0701
arc: JA7 W1_H02E0701
arc: JB1 V02N0301
arc: JB3 H00R0000
arc: JC0 V02S0401
arc: JC1 V02S0401
arc: JC2 H02W0401
arc: JC3 H02W0401
arc: JCLK0 G_HPBX0000
arc: JD0 E1_H02W0201
arc: JD2 E1_H02W0001
arc: JLSR1 W1_H02E0501
arc: N1_V01N0001 JQ2
arc: N1_V02N0301 JQ3
arc: N3_V06N0103 E3_H06W0103
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C19:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: JA0 H02E0701
arc: JA1 H00R0000
arc: JA2 W1_H02E0701
arc: JA3 H00L0100
arc: JA4 V00T0100
arc: JA5 H02W0701
arc: JC0 H00R0100
arc: JC1 H02E0401
arc: JC2 H02W0601
arc: JC3 H00L0100
arc: JC4 V00T0100
arc: JC5 H02W0401
arc: JCLK0 G_HPBX0000
arc: JD6 H02W0201
arc: JD7 V02S0601
arc: N1_V02N0201 E1_H01W0000
arc: V00T0100 H02W0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 JQ7
arc: W3_H06W0303 JQ6
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C1:CIB_LR_S
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R37C20:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H01W0000 JQ1
arc: JA0 H00R0000
arc: JA1 H00R0000
arc: JA2 V02S0501
arc: JA3 V02S0501
arc: JA6 H02E0701
arc: JA7 H02E0701
arc: JB1 H02W0301
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC2 V02S0401
arc: JC3 V02S0401
arc: JC6 V02N0201
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0001
arc: JLSR1 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 JQ0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C21:CIB_EBR
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0101
arc: JA0 H00L0100
arc: JA1 H00L0100
arc: JA4 H02E0501
arc: JA5 H02E0501
arc: JA6 H00L0000
arc: JA7 H00L0000
arc: JC0 H02E0401
arc: JC1 H02E0401
arc: JC4 W1_H02E0601
arc: JC5 W1_H02E0601
arc: JC6 V00T0100
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0000
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C22:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02E0701
arc: H01W0000 JQ2
arc: H01W0100 JQ3
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 H02E0501
arc: JA3 H02E0501
arc: JA6 V02N0101
arc: JA7 V00T0100
arc: JB1 H02W0101
arc: JB3 H00R0100
arc: JC0 V02N0601
arc: JC1 V02N0601
arc: JC2 E1_H02W0601
arc: JC3 E1_H02W0601
arc: JC6 V02N0001
arc: JC7 V02N0001
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD2 N1_V02S0001
arc: JLSR1 V00B0000
arc: N1_V01N0101 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C23:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0301
arc: JA0 V02S0501
arc: JA1 H02E0701
arc: JA4 V00B0000
arc: JA5 N1_V01S0100
arc: JA6 H02E0701
arc: JA7 H00L0000
arc: JC0 H00L0100
arc: JC1 H02E0401
arc: JC4 H02E0401
arc: JC5 V02S0001
arc: JC6 V02S0001
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 E3_H06W0003
arc: V00B0000 N1_V02S0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02S0101
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C24:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: JA0 H02W0501
arc: JA2 N1_V02S0501
arc: JA6 V02N0301
arc: JC1 N1_V01S0100
arc: JC3 H02W0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R37C25:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 W1_H02E0001
arc: JA0 H02E0701
arc: JA4 V00T0100
arc: JA6 V02S0301
arc: JC1 H00L0000
arc: JC5 V02S0001
arc: JC7 H02W0601
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0103 JQ1
arc: V00T0100 V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C26:CIB_EBR
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: H01W0000 JQ6
arc: H01W0100 JQ4
arc: N1_V01N0001 JQ7
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 JQ5
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R37C27:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 JQ3
arc: H01W0100 JQ2
arc: JA0 W1_H02E0501
arc: JA2 H02E0701
arc: JA6 V02N0101
arc: JC1 W1_H02E0401
arc: JC3 W1_H02E0601
arc: N1_V01N0001 JQ4
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 JQ1
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 JQ4
arc: N1_V02N0601 E3_H06W0303
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0003 JQ0
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C28:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02S0301
arc: JA0 H00L0100
arc: JA1 V02S0701
arc: JA2 W1_H02E0501
arc: JA3 V00B0000
arc: JA4 V00T0000
arc: JA5 H02E0701
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JQ6
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 JQ7
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R37C29:CIB_EBR
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0001
arc: H01W0000 JQ1
arc: H01W0100 JQ3
arc: JA0 H00L0000
arc: JA2 V00T0000
arc: JA6 V02N0301
arc: JC1 H02E0601
arc: JC3 H02E0401
arc: N1_V02N0401 JQ4
arc: N1_V02N0601 JQ6
arc: V00T0000 H02W0001
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0303 JQ5
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C2:CIB_EBR
arc: E1_H02E0501 V06S0303

.tile CIB_R37C30:CIB_EBR
arc: H00R0000 V02S0401
arc: JA0 N1_V02S0701
arc: JA4 W1_H02E0701
arc: JA6 H00R0000
arc: JC1 H02E0401
arc: JC5 V02S0001
arc: JC7 H02E0601
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: W1_H02W0001 V06S0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C31:CIB_EBR
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303

.tile CIB_R37C32:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 N1_V02S0601
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R37C33:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 W1_H02E0301
arc: H01W0000 JQ3
arc: H01W0100 JQ1
arc: JA0 H00L0100
arc: JA2 V00T0000
arc: JA6 V02N0301
arc: JC1 V02S0401
arc: JC3 H02W0401
arc: N1_V02N0501 JQ7
arc: N1_V02N0701 JQ5
arc: V00T0000 V02S0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ6
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C34:CIB_EBR
arc: H00L0100 H02E0301
arc: JA0 V02N0701
arc: JA4 H02E0501
arc: JA6 H02E0701
arc: JC1 H00L0100
arc: JC5 V00T0100
arc: JC7 W1_H02E0601
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0003 JQ0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C35:CIB_EBR
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R37C3:CIB_EBR
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601

.tile CIB_R37C4:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 JQ0
arc: E3_H06E0203 JQ7
arc: H00R0000 N1_V02S0601
arc: JA0 H00R0000
arc: JA2 W1_H02E0501
arc: JA6 V02N0101
arc: JC1 H02E0601
arc: JC3 V02N0601
arc: N1_V01N0001 JQ3
arc: N1_V01N0101 JQ2
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JQ6
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C5:CIB_EBR
arc: H00R0100 V02S0701
arc: JA0 H02E0701
arc: JA4 V00T0100
arc: JA6 W1_H02E0501
arc: JC1 H02E0601
arc: JC5 H02W0601
arc: JC7 N1_V02S0001
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JQ0
arc: N1_V01N0101 JQ0
arc: V00T0100 H02E0301
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C6:CIB_EBR
arc: E1_H01E0001 JQ2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: H00R0000 V02N0601
arc: JA0 N1_V02S0501
arc: JA2 V02S0501
arc: JA6 H00R0000
arc: JC1 H02W0401
arc: JC3 N1_V02S0601
arc: N1_V01N0101 JQ6
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
arc: W1_H02W0601 V06S0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C7:CIB_EBR
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: H01W0000 JQ0
arc: JA0 H02E0701
arc: JA4 V00T0100
arc: JA6 H00R0000
arc: JC1 H00L0000
arc: JC5 V00T0000
arc: JC7 V00B0100
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C8:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: H01W0000 JQ4
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ5
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R37C9:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 V02N0501
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 H02E0701
arc: JA2 N1_V02S0701
arc: JA6 V02N0301
arc: JC1 W1_H02E0601
arc: JC3 H00R0100
arc: N1_V01N0001 JQ3
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 E3_H06W0303
arc: V01S0100 N3_V06S0303
arc: W3_H06W0203 JQ4
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R3C1:CIB_LR
arc: E1_H02E0501 E1_H01W0100

.tile CIB_R43C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R49C1:CIB_LR_S
arc: N3_V06N0303 JF5

.tile CIB_R49C3:CIB_PLL3
arc: E1_H02E0001 N1_V02S0001
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C4:CIB
arc: H00L0000 H02E0001
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R49C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R4C1:CIB_LR
arc: JA3 H02W0701
enum: CIB.JB3MUX 0

.tile CIB_R7C1:CIB_LR
arc: JA0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R8C1:CIB_LR
arc: S1_V02S0701 S3_V06N0203

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R10C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R13C21:DSP_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C22:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA14 JMUIA14
arc: JMULTA15 JMUIA15
arc: JMULTA16 JMUIA16
arc: JMULTA17 JMUIA17
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000

.tile MIB_R13C3:DSP_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R13C41:DSP_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R1C0:BANKREF7A
enum: BANK.VCCIO 3V3

.tile MIB_R1C10:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R37C21:EBR_SPINE_LL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000

.tile MIB_R37C3:EBR_SPINE_LL3
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R37C41:EBR_SPINE_LR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R3C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R49C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R4C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R6C0:PICL1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R7C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R9C0:PICL1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile R10C10:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: A0 W1_H02E0701
arc: A1 W1_H02E0501
arc: B1 H00R0100
arc: C0 H00R0100
arc: C1 V02N0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V01S0000 F0
arc: W1_H02W0101 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1111100011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R10C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02N0501
arc: H00R0100 V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 H01E0001
arc: A1 V02S0701
arc: A3 V02N0701
arc: A5 V02S0301
arc: A7 V02S0301
arc: B1 W1_H02E0301
arc: B3 V02N0301
arc: B5 W1_H02E0101
arc: B7 V00T0000
arc: C1 V02S0401
arc: C3 H00R0100
arc: C5 E1_H02W0601
arc: C6 N1_V02S0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 V02S0201
arc: D3 V02S0201
arc: D5 H02E0201
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0303 Q6
arc: V00B0100 F7
arc: V01S0100 F0
word: SLICED.K1.INIT 0111011100000111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111011100000111
word: SLICEC.K1.INIT 0111000001110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0101111100010011
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C12:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A7 Q7
arc: B0 H02E0301
arc: B7 H02W0101
arc: C0 V02S0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 H01E0101
arc: D4 H02E0001
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: M0 V00B0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: S3_V06S0003 F0
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0011001101010101
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A1 E1_H02W0701
arc: A3 V01N0101
arc: B1 E1_H02W0101
arc: B3 E1_H02W0101
arc: C1 E1_H02W0401
arc: C3 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D3 E1_H02W0201
arc: D5 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R10C14:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: A1 E1_H02W0501
arc: A3 E1_H02W0701
arc: B1 E1_H02W0301
arc: B3 E1_H02W0301
arc: C1 H02W0601
arc: C3 V02S0601
arc: C5 V02N0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D3 V02N0001
arc: D7 V00B0000
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R10C15:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02W0001
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0303 E3_H06W0303
arc: A4 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B4 V02N0501
arc: C4 V02S0201
arc: C5 V00B0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D4 S1_V02N0401
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F3
arc: V01S0000 F3
arc: V01S0100 Q7
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0101110101011111
word: SLICEC.K1.INIT 0000111100001111
word: SLICED.K0.INIT 0101010101010101
word: SLICED.K1.INIT 0101010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C16:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 H01E0101
arc: A1 N1_V02S0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: C0 H02E0401
arc: C1 H02E0401
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR1 E1_H02W0501
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0701 Q7
arc: V01S0000 F3
arc: V01S0100 Q7
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100111100000000
word: SLICEA.K1.INIT 1100111101000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R10C17:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: A1 H02E0501
arc: A2 H02E0501
arc: A5 W1_H02E0701
arc: A7 W1_H02E0501
arc: B1 V02S0101
arc: B2 V02S0101
arc: B5 H02W0101
arc: B7 H02E0101
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C5 E1_H01E0101
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D5 V02N0601
arc: D6 H02W0201
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: V00B0000 F6
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 1000010000100001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100001101000001
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1100101011001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C18:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V01S0000
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A1 V02S0501
arc: A2 N1_V02S0701
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 N1_V02S0101
arc: A7 Q7
arc: B1 W1_H02E0301
arc: B2 H02E0301
arc: B3 E1_H02W0101
arc: B4 V02S0701
arc: B5 W1_H02E0301
arc: B6 V02N0501
arc: C1 V02S0401
arc: C2 H00L0000
arc: C3 H02E0401
arc: C4 W1_H02E0401
arc: C5 V00T0000
arc: C6 H02W0401
arc: C7 E1_H01E0101
arc: CE1 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D3 H02W0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 W1_H02E0201
arc: D7 H00L0100
arc: E1_H01E0101 Q2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0401 F6
arc: S1_V02S0201 F0
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: V01S0000 F7
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000010001010100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111000001110111
word: SLICEC.K0.INIT 0100010111001111
word: SLICEB.K0.INIT 1011100010111000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0011000100110011
word: SLICED.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C19:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0100 V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 H01E0001
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 E1_H01E0001
arc: A2 H02W0501
arc: A3 S1_V02N0501
arc: A4 H02W0501
arc: A5 F7
arc: A6 E1_H02W0701
arc: A7 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 H02E0101
arc: B2 V02S0301
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: B5 N1_V02S0501
arc: B6 F3
arc: B7 E1_H02W0301
arc: C0 V02S0401
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 V02S0401
arc: C4 W1_H02E0601
arc: C5 F4
arc: C6 W1_H02E0401
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0000000100110001
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000100110001
word: SLICED.K0.INIT 0011000100110011
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000001100010001
word: SLICEC.K1.INIT 0101010100010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R10C20:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A3 V02S0701
arc: A4 V02N0301
arc: A6 H02E0701
arc: A7 V02N0301
arc: B0 H01W0100
arc: B1 V01N0001
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 F1
arc: B6 V02N0501
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C2 F4
arc: C3 V02N0601
arc: C4 V00T0100
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 V00B0100
arc: D4 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0501 F7
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010110010101100
word: SLICEC.K0.INIT 0000000000011011
word: SLICEB.K0.INIT 1000100010001011
word: SLICEB.K1.INIT 1011100010111000
word: SLICED.K0.INIT 0001110100000000
word: SLICED.K1.INIT 0000000000100111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R10C21:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: H00R0000 V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N3_V06S0303
arc: B0 N1_V02S0101
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1100111100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02N0701
arc: H00R0100 V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 N1_V02S0701
arc: A3 N1_V02S0701
arc: A5 V02N0101
arc: B0 N1_V02S0301
arc: B3 N1_V02S0301
arc: C0 H02W0401
arc: C3 S1_V02N0601
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D3 W1_H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S3_V06S0003 F3
arc: W1_H02W0001 Q0
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0001000000110010
word: SLICEA.K0.INIT 0001001100000010
word: SLICEC.K1.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R10C23:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V06S0203
arc: A0 F5
arc: A2 H00L0100
arc: A3 H02E0501
arc: A4 H02E0701
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: A7 W1_H02E0501
arc: B0 E1_H02W0301
arc: B2 F3
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 H02E0301
arc: B7 V02S0701
arc: C0 N1_V01N0001
arc: C2 F4
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 H02E0401
arc: C6 N1_V02S0201
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 W1_H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 Q6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR1 E1_H02W0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: S3_V06S0003 Q0
arc: V00B0000 F6
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 0101001100000000
word: SLICEC.K1.INIT 0000000000011101
word: SLICEA.K0.INIT 1100110100000001
word: SLICEC.K0.INIT 0001101100000000
word: SLICEB.K1.INIT 0000000000011101
word: SLICEB.K0.INIT 1010101100000001
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R10C24:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 F5
arc: A1 F7
arc: A2 H02E0701
arc: A3 E1_H02W0501
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A6 H02E0701
arc: A7 W1_H02E0701
arc: B0 H02W0301
arc: B1 F3
arc: B2 H02E0301
arc: B3 H01W0100
arc: B4 V01S0000
arc: B5 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C0 F4
arc: C1 N1_V01S0100
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 V00T0100
arc: C7 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02W0001
arc: D2 V02S0001
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 H00L0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: S3_V06S0103 Q1
arc: V00B0000 F6
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1101110110001000
word: SLICEC.K0.INIT 0001101100000000
word: SLICEC.K1.INIT 0000000000011101
word: SLICEA.K0.INIT 1100110100000001
word: SLICEB.K0.INIT 1110111001000100
word: SLICED.K1.INIT 0001101100000000
word: SLICEB.K1.INIT 0000000001010011
word: SLICEA.K1.INIT 1111000000010001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R10C25:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 N1_V02S0601
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06N0303
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 N1_V02S0501
arc: A4 V00T0000
arc: B0 V00B0000
arc: B2 V02S0301
arc: B4 H00L0000
arc: C2 H02W0401
arc: C4 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 N1_V01S0000
arc: D4 V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q7
arc: S1_V02S0201 Q0
arc: V00B0000 Q4
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEC.K0.INIT 0101000000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C26:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: A1 E1_H01E0001
arc: A2 H01E0001
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H02E0301
arc: C0 N1_V01N0001
arc: C2 V02N0401
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V02S0201
arc: D2 H01E0101
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1000100010001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R10C27:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 N3_V06S0303
arc: A0 V02N0701
arc: A2 H02W0701
arc: A5 V02S0301
arc: A7 H02W0701
arc: B5 V00B0100
arc: B7 V01S0000
arc: C0 V02S0601
arc: C2 H00L0000
arc: C5 H02W0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D2 V02N0001
arc: D5 E1_H01W0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02W0601
arc: M4 V00T0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0201 F2
arc: N3_V06N0303 F5
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0100 Q4
word: SLICEB.K0.INIT 0000101001011111
word: SLICED.K1.INIT 0010011100100111
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 0001000000010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R10C28:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: A0 E1_H01E0001
arc: A2 N1_V02S0701
arc: B0 V00B0000
arc: B2 N1_V02S0301
arc: C2 V02N0401
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 S1_V02N0201
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0103 F2
word: SLICEA.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 0001001100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R10C29:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: A0 V02N0501
arc: A2 S1_V02N0701
arc: A6 H02E0701
arc: A7 H02E0701
arc: B4 H00L0000
arc: B5 H00L0000
arc: C0 H02W0601
arc: C2 H02W0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V02N0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0401 F4
arc: V00T0000 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0000101001011111
word: SLICEC.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 0000000011110101
word: SLICEB.K0.INIT 0101000001010101
word: SLICEC.K0.INIT 0000001111110011
word: SLICED.K0.INIT 0000010110101111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R10C2:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: S1_V02S0401 V01N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 N3_V06S0103
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C30:PLC2
arc: W1_H02W0601 S1_V02N0601
arc: E3_H06E0303 W3_H06E0303

.tile R10C31:PLC2
arc: W1_H02W0301 W3_H06E0003

.tile R10C33:PLC2
arc: S3_V06S0303 H06E0303

.tile R10C36:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R10C39:PLC2
arc: S3_V06S0303 H06E0303

.tile R10C3:PLC2
arc: H00L0100 V02S0101
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H06W0003
arc: V00B0100 S1_V02N0101
arc: A3 V02S0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 N1_V01N0101
arc: B0 S1_V02N0301
arc: B2 E1_H01W0100
arc: B6 H02E0301
arc: B7 V00T0000
arc: C0 H02W0601
arc: C1 E1_H02W0601
arc: C2 N1_V01S0100
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C5 E1_H02W0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 Q5
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q5
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F7
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 F1
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0110011001100110
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R10C42:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R10C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02S0301
arc: E3_H06E0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 H02E0201
arc: W1_H02W0301 V02S0301
arc: A2 H01E0001
arc: A3 H02E0501
arc: B0 V02S0101
arc: B4 H01E0101
arc: B5 H02E0301
arc: B6 V00T0000
arc: E1_H01E0001 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F5
arc: H01W0100 F6
arc: W1_H02W0201 F2
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C5:PLC2
arc: E1_H02E0001 V02N0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: LSR0 H02E0301
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C6:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: W3_H06W0003 E3_H06W0303
arc: A0 N1_V02S0501
arc: A2 H02W0501
arc: A5 E1_H02W0701
arc: B2 H01W0100
arc: C2 N1_V02S0401
arc: C5 V00T0100
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 H02W0201
arc: D5 H02W0001
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q7
arc: LSR1 V00B0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F0
arc: S1_V02S0001 F2
arc: S1_V02S0701 F5
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: V01S0100 Q5
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0000000010101010
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 H02W0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V02N0501
arc: A1 V01N0101
arc: A2 H00L0100
arc: A3 V01N0101
arc: A4 V02N0301
arc: A5 H02W0701
arc: A6 V02N0301
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V02N0301
arc: B5 H00R0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 V01N0101
arc: C6 V02S0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 E1_H02W0001
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: D6 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F2
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: V01S0000 F6
arc: V01S0100 Q1
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1110101010101010
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1111100011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R10C8:PLC2
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: A0 F7
arc: A1 V02N0701
arc: A2 F7
arc: A3 V02N0701
arc: A4 V02N0301
arc: A6 E1_H02W0701
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B7 W1_H02E0101
arc: C1 N1_V01N0001
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V02N0001
arc: C6 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 V02N0201
arc: D4 H01W0000
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 Q7
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q1
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0203 F7
arc: S1_V02S0001 F0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F7
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1110101010101010
word: SLICEA.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 1110101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R10C9:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0001
arc: H00L0100 N1_V02S0301
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: A0 H01E0001
arc: A1 V02N0701
arc: A2 H01E0001
arc: A3 V02N0701
arc: A4 V02N0301
arc: A5 V02N0301
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 V02N0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H01E0001
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F2
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0100 F0
word: SLICEA.K0.INIT 1000000010000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICEB.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1110101010101010
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1110110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C10:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 E1_H01E0001
arc: B1 H00R0100
arc: C0 H02E0601
arc: C1 H02E0601
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 S1_V02N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00L0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q2
arc: V01S0000 F0
arc: V01S0100 Q7
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q4
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0101010100000000
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1111111110000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06N0103
arc: S1_V02S0501 W3_H06E0303
arc: A0 E1_H01E0001
arc: A2 H02W0501
arc: A4 N1_V02S0101
arc: B2 H02W0301
arc: C0 V02N0601
arc: C1 N1_V01S0100
arc: C2 F4
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 H02W0001
arc: D4 V02S0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: V01S0100 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0601 Q6
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C12:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 V06N0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: A0 E1_H01E0001
arc: A1 F7
arc: A2 E1_H02W0501
arc: A4 H02W0501
arc: A7 V00T0100
arc: B1 E1_H02W0101
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 N1_V02S0601
arc: C3 N1_V02S0401
arc: C4 H02W0401
arc: C6 H02E0401
arc: C7 V02N0201
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0201
arc: D2 V00B0100
arc: D4 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 Q6
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M3 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0101 F1
arc: S3_V06S0103 F2
arc: S3_V06S0203 Q4
arc: V00T0100 Q3
arc: W1_H02W0301 F1
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0000111101010101
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 0000000000100000
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06S0203
arc: N3_V06N0203 W3_H06E0203
arc: A5 E1_H02W0701
arc: A7 E1_H02W0701
arc: C5 H02W0401
arc: C7 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 H02W0001
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: S1_V02S0101 F3
arc: V01S0000 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C14:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 N1_V02S0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00L0000
arc: A3 V00B0000
arc: B1 H02W0101
arc: B3 H02W0101
arc: C1 V02S0401
arc: C3 H02W0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0001
arc: D3 E1_H02W0001
arc: D5 E1_H02W0201
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R11C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: E3_H06E0203 W3_H06E0103
arc: A1 E1_H02W0701
arc: A3 V02S0501
arc: B1 V02S0101
arc: B3 E1_H02W0301
arc: C1 N1_V02S0601
arc: C3 N1_V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 V02S0001
arc: D3 N1_V01S0000
arc: D5 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S1_V02S0301 F3
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R11C16:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: A0 V01N0101
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: A6 F7
arc: A7 N1_V02S0101
arc: B3 V02N0301
arc: B7 V02S0701
arc: C0 H02E0401
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C6 S1_V02N0001
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D5 F2
arc: D6 H00L0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: W1_H02W0101 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K0.INIT 0101000000000000
word: SLICED.K1.INIT 0000010000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100110010000000
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0000000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V01N0101
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103
arc: A5 H02E0701
arc: A7 H02E0701
arc: C5 H02W0401
arc: C7 H02W0401
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D5 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W1_H02W0101 F3
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C18:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 V06N0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: A4 F5
arc: A5 V02N0101
arc: A6 S1_V02N0301
arc: B0 E1_H01W0100
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: B6 V00T0000
arc: C0 H00L0100
arc: C2 H02W0401
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C6 S1_V02N0001
arc: CE0 H00L0000
arc: CE2 N1_V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q1
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 W1_H02E0601
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q3
arc: V00T0000 F2
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1110001010101010
word: SLICED.K0.INIT 1110110001001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C19:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0000
arc: A2 H02E0501
arc: A3 S1_V02N0701
arc: A6 N1_V01S0100
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: B7 N1_V02S0701
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: E1_H02E0401 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M4 H02W0401
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q2
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: W1_H02W0301 Q1
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C20:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0303 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0501
arc: A1 W1_H02E0701
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A7 V02N0301
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B6 V00T0000
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H02E0001
arc: M2 H02W0601
arc: M3 H00R0100
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q1
arc: N1_V02N0601 F6
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q5
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V01S0100 F1
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C21:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 H01E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 H02W0501
arc: A4 V02S0301
arc: A5 V02S0101
arc: A6 V02N0301
arc: B2 H00R0000
arc: B3 E1_H02W0301
arc: B7 V02N0501
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: E1_H02E0401 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02E0601
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0501 Q5
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C22:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 E1_H02W0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0303 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A5 V00T0000
arc: B0 W1_H02E0301
arc: B1 V02N0301
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 W1_H02E0101
arc: B6 V02N0501
arc: B7 H02W0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: S1_V02S0501 F5
arc: V01S0000 F0
arc: V01S0100 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: A2 F5
arc: A4 H02W0501
arc: A5 V00B0000
arc: B2 V02S0301
arc: B4 V00B0100
arc: B5 H02W0301
arc: B7 V02S0701
arc: C2 F4
arc: C4 V00T0000
arc: C5 V02S0201
arc: C7 V02S0001
arc: CE1 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 V02S0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0501 Q7
arc: V01S0000 Q2
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0001110100000000
word: SLICEC.K1.INIT 0000010100000011
word: SLICEB.K0.INIT 1100110100000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C24:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V01N0101
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 V06N0003
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 H02E0501
arc: B0 N1_V02S0301
arc: B2 H02E0101
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 V02N0501
arc: B7 E1_H02W0301
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0201
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N1_V02S0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00R0000
arc: A1 E1_H02W0501
arc: A2 V00B0000
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B1 H02E0101
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 H02W0101
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: B7 V02N0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q2
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C26:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0701
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A2 F5
arc: A4 E1_H02W0501
arc: A5 F7
arc: A6 N1_V01N0101
arc: A7 V00T0100
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 V00B0100
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 V02S0501
arc: C2 F4
arc: C3 V02S0401
arc: C4 S1_V02N0001
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D2 H02E0001
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: E1_H02E0101 Q1
arc: E3_H06E0203 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00L0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F3
arc: N1_V02N0101 Q1
arc: N1_V02N0401 F6
arc: S3_V06S0103 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 1111001111000000
word: SLICED.K0.INIT 0000000000011101
word: SLICED.K1.INIT 1101100011011000
word: SLICEC.K0.INIT 0010011100000000
word: SLICEC.K1.INIT 0000000000011101
word: SLICEB.K0.INIT 1100110000000101
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C27:PLC2
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: V00T0000 V02S0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: A0 V02S0701
arc: A2 F7
arc: A3 N1_V02S0501
arc: B0 F3
arc: B2 W1_H02E0301
arc: B3 E1_H02W0301
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C2 V02N0601
arc: C3 H02W0401
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 0011010100000000
word: SLICEB.K0.INIT 0000000000011101
word: SLICEA.K0.INIT 1010000010100011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C28:PLC2
arc: E1_H02E0301 V02S0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: A2 V00B0000
arc: C2 E1_H02W0601
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D2 H02W0001
arc: F2 F2_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q2
word: SLICEB.K0.INIT 0101000001010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C29:PLC2
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: A0 V01N0101
arc: C0 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0101000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C2:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: V00T0000 V02S0401
arc: B0 V01N0001
arc: B6 N1_V01S0000
arc: C0 N1_V01S0100
arc: C2 V02N0601
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 Q2
arc: D6 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011111111000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R11C30:PLC2
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 V02N0601

.tile R11C3:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 V02S0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02N0101
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: A5 V00B0000
arc: A7 Q7
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V02N0701
arc: B5 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H01E0001
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q5
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F7
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q5
arc: S1_V02S0401 Q6
arc: V00B0000 F6
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R11C4:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02N0301
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0103 N3_V06S0103
arc: A0 H01E0001
arc: B1 H02E0301
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C5:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0201 E1_H02W0701
arc: A0 E1_H02W0701
arc: A2 H01E0001
arc: A3 V02N0701
arc: A5 E1_H01W0000
arc: B0 H02W0101
arc: B3 S1_V02N0101
arc: B6 H02E0101
arc: C0 V02S0601
arc: C2 H00R0100
arc: C3 S1_V02N0601
arc: C5 V02N0001
arc: C6 V00B0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 Q2
arc: D3 V02N0201
arc: D5 H01W0000
arc: D6 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M3 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S3_V06S0303 F5
arc: V00B0100 Q7
arc: V00T0000 F0
arc: V01S0000 Q6
arc: V01S0100 F6
word: SLICEB.K0.INIT 0000000000000101
word: SLICED.K0.INIT 0000000000000011
word: SLICEC.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C6:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0100 V02S0501
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: A1 H02W0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V02S0301
arc: A5 H02W0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B5 H02W0101
arc: C0 N1_V01S0100
arc: C1 H00R0100
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0000 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 V00T0000
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: S1_V02S0501 Q5
arc: V01S0000 F0
arc: V01S0100 Q6
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1111111110000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1110101010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C7:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: A1 E1_H02W0701
arc: A5 H02E0501
arc: A6 F5
arc: A7 V00T0100
arc: B1 H02E0301
arc: B5 F1
arc: B6 F1
arc: B7 F1
arc: C1 H00L0000
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 H02E0401
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110111111111
word: SLICED.K0.INIT 0000000100000101
word: SLICEC.K1.INIT 0000000010000000
word: SLICED.K1.INIT 0000010000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C8:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02S0501
arc: A1 H02E0501
arc: A3 H02E0501
arc: A5 H02W0501
arc: A7 H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: C5 V00T0000
arc: C6 H01E0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F5
arc: V01S0100 F2
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
word: SLICEC.K1.INIT 1111101000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
word: SLICEA.K0.INIT 1000000010000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1110101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C9:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W1_H02W0001 W3_H06E0003
arc: A1 W1_H02E0701
arc: A2 V00B0000
arc: A4 H02W0701
arc: A5 H02W0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 H00R0100
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 W1_H02E0601
arc: C5 V00B0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 H02W0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0201 F2
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q7
arc: V00T0000 F2
arc: W1_H02W0501 Q5
word: SLICEB.K0.INIT 1111011111111111
word: SLICEC.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C10:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E1_H02W0201

.tile R12C11:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00B0100 H02E0701
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0101
arc: E1_H02E0401 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 F5
arc: A2 V00B0000
arc: A5 S1_V02N0101
arc: B2 V02S0101
arc: B5 V02S0501
arc: C0 H02W0401
arc: C5 W1_H02E0401
arc: CE0 W1_H02E0101
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 V02N0201
arc: D5 H02W0001
arc: E1_H01E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: V01S0100 Q5
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 0000000000110111
word: SLICEA.K0.INIT 0101111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C12:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02E0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: A0 H02W0501
arc: A7 H02W0501
arc: B0 H02W0101
arc: B7 V00B0100
arc: C0 H00R0100
arc: C7 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D7 H02W0201
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N3_V06N0003 F0
arc: V01S0000 F0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000101000101
word: SLICED.K1.INIT 0101000001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C13:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02N0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V00B0000
arc: A5 S1_V02N0301
arc: A6 F5
arc: A7 V00T0100
arc: B0 S1_V02N0101
arc: B2 V02N0301
arc: B3 Q3
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B6 F3
arc: B7 V01S0000
arc: C0 S1_V02N0601
arc: C2 H02E0401
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 N1_V02S0201
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 S1_V02N0001
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: M0 E1_H02W0601
arc: M1 W1_H02E0001
arc: M3 H00R0100
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0601 F6
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000010011000100
word: SLICEC.K1.INIT 0000101100001000
word: SLICEC.K0.INIT 0100101101111000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0010000001110000
word: SLICEB.K0.INIT 0000100001001100
word: SLICED.K1.INIT 0000110100001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C14:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A2 H02E0501
arc: A3 E1_H01E0001
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 F7
arc: A7 H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 S1_V02N0101
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 S1_V02N0701
arc: B7 W1_H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C3 F4
arc: C4 N1_V02S0201
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 H01E0101
arc: D4 H02E0201
arc: D5 V01N0001
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N3_V06N0003 Q3
arc: S1_V02S0401 F6
arc: V01S0100 Q1
word: SLICED.K1.INIT 0011100101101100
word: SLICEC.K1.INIT 0100101101111000
word: SLICEA.K0.INIT 0000000101010001
word: SLICEA.K1.INIT 0101010000000100
word: SLICEB.K1.INIT 0000000000000101
word: SLICED.K0.INIT 0001000000000000
word: SLICEB.K0.INIT 0011100101101100
word: SLICEC.K0.INIT 0100101101111000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C15:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: A0 S1_V02N0501
arc: A1 F7
arc: A3 F5
arc: A4 V02N0101
arc: A5 H02W0701
arc: A6 N1_V02S0301
arc: A7 V02N0301
arc: B0 H02E0301
arc: B3 N1_V02S0101
arc: B4 H02E0301
arc: B5 H00L0000
arc: B6 V02N0701
arc: B7 H02E0301
arc: C1 F4
arc: C3 V02S0601
arc: C4 S1_V02N0001
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V00B0100
arc: D3 N1_V02S0001
arc: D4 H02W0201
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 H02W0201
arc: E1_H01E0101 Q7
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M3 H02E0201
arc: M5 W1_H02E0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0301 F1
arc: N1_V02N0501 F5
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1110000011110000
word: SLICED.K1.INIT 0000000000100000
word: SLICEA.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0101010101010111
word: SLICED.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 0000000000100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C16:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 V06N0103
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A5 W1_H02E0701
arc: B0 V00T0000
arc: B1 N1_V02S0101
arc: C0 H00R0100
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D5 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0303 F5
arc: V00T0100 F1
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111011110000000
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R12C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 S1_V02N0401
arc: E3_H06E0003 W3_H06E0003
arc: A5 H02E0701
arc: A7 H02E0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 V02S0201
arc: C7 V02S0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0201 V06S0103
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02N0701
arc: A1 F7
arc: A5 Q5
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0301
arc: B7 V01S0000
arc: C1 S1_V02N0601
arc: C2 W1_H02E0601
arc: C4 H02W0401
arc: C5 W1_H02E0601
arc: CE0 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F5
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M3 H00R0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q6
arc: N3_V06N0303 Q5
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0001 Q2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1100110010101010
word: SLICEA.K1.INIT 1100101010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C19:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 H01E0101
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0501
arc: A4 N1_V01N0101
arc: A7 V02S0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H00L0000
arc: B4 V02S0501
arc: B7 V02S0501
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 N1_V02S0401
arc: C4 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V01S0100
arc: D2 H02W0201
arc: D4 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00T0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V01S0000 F4
arc: V01S0100 Q5
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000001000110010
word: SLICED.K1.INIT 0000001000110010
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C20:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02N0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: N1_V02N0201 W3_H06E0103
arc: A0 H01E0001
arc: A3 H02E0701
arc: A6 V02S0101
arc: B0 W1_H02E0101
arc: B2 N1_V02S0301
arc: B3 H02W0301
arc: C2 E1_H01W0000
arc: C3 N1_V01N0001
arc: C6 V00T0000
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 W1_H02E0001
arc: D3 V00T0100
arc: D6 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0501
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 F3
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1110111000100010
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 0010011100000000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R12C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: A1 V02N0501
arc: A2 V02N0501
arc: A4 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B4 V02N0501
arc: B6 V02N0501
arc: B7 N1_V02S0501
arc: C1 V02N0401
arc: C2 N1_V02S0401
arc: C4 S1_V02N0201
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D6 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E3_H06E0003 Q0
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0501 F7
arc: V01S0100 F4
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1110111001000100
word: SLICED.K1.INIT 1101100011011000
word: SLICEC.K0.INIT 1110010011100100
word: SLICEB.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C22:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: B0 E1_H01W0100
arc: B2 V02S0101
arc: B3 H02E0301
arc: C0 V02S0401
arc: C2 H02W0401
arc: C3 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D3 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R12C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A2 E1_H02W0701
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V02S0101
arc: A6 V02N0101
arc: A7 H00L0000
arc: B0 V02S0301
arc: B2 H00R0100
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 V00B0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 W1_H02E0601
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N3_V06N0103 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C24:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V01N0001
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 H02E0101
arc: B1 W1_H02E0101
arc: B2 H02W0101
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 V00B0000
arc: B7 V02N0701
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR1 V00B0100
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0101 F1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C25:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V02N0701
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A2 E1_H02W0501
arc: B2 V02N0301
arc: B3 V02S0301
arc: B6 V01S0000
arc: C2 S1_V02N0401
arc: C3 E1_H01W0000
arc: C6 V00T0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D3 S1_V02N0001
arc: D6 N1_V02S0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0101 F3
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1011100010111000
word: SLICED.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R12C26:PLC2
arc: E1_H02E0201 H01E0001
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: A3 S1_V02N0701
arc: A5 E1_H02W0501
arc: A6 V00T0100
arc: B0 E1_H02W0301
arc: B2 H00L0000
arc: B4 V02S0501
arc: B6 V01S0000
arc: C0 N1_V01N0001
arc: C2 N1_V02S0601
arc: C4 H01E0001
arc: C5 N1_V02S0001
arc: C6 W1_H02E0401
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D2 W1_H02E0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0401 Q6
arc: N3_V06N0203 Q7
arc: S1_V02S0501 F5
arc: V00T0000 F2
arc: V01S0000 F4
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0000000001010011
word: SLICEC.K1.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R12C27:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 H01E0101
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: A0 F7
arc: A2 H01E0001
arc: A7 H02W0701
arc: B0 V02N0301
arc: B7 V00T0000
arc: C0 H02E0401
arc: C2 S1_V02N0601
arc: C7 H02W0401
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 V00T0100
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q6
arc: S3_V06S0003 Q0
arc: V00T0000 Q2
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1010101011110000
word: SLICED.K1.INIT 0101001100000000
word: SLICEA.K0.INIT 1100110100000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0203 H06E0203
arc: V00B0100 W1_H02E0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: B0 S1_V02N0101
arc: B5 V01S0000
arc: B6 V01S0000
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 F6
arc: V00T0000 F0
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000001111110011
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0011000000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R12C29:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: V00B0100 V02S0301
arc: W1_H02W0701 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: A3 S1_V02N0501
arc: B0 E1_H02W0101
arc: B1 N1_V02S0101
arc: B4 N1_V01S0000
arc: C0 H00L0000
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D3 N1_V01S0000
arc: D4 H02E0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0101 F3
arc: S3_V06S0103 Q2
arc: V00T0000 F0
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 0000101001011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C2:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06S0003
arc: H00L0000 N1_V02S0201
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: A1 H00L0000
arc: B0 V00B0000
arc: B1 V00T0000
arc: C1 N1_V01S0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C30:PLC2
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R12C31:PLC2
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: E3_H06E0203 W3_H06E0203

.tile R12C33:PLC2
arc: S3_V06S0003 H06E0003

.tile R12C36:PLC2
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R12C37:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R12C3:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: A1 S1_V02N0501
arc: C0 N1_V01S0100
arc: C1 H02W0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02N0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F1
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: S1_V02S0301 F1
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0101000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R12C4:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: B3 H02E0301
arc: C0 V02S0401
arc: C1 H02E0401
arc: C3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H00R0000
arc: D3 V02S0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0301 F3
arc: S3_V06S0003 F3
arc: V00T0100 F3
word: SLICEB.K1.INIT 1111001100110011
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C5:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 H01E0001
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0501 H01E0101
arc: A1 H02E0501
arc: A2 V02S0701
arc: A4 V00T0100
arc: A5 V02S0301
arc: A7 H02W0701
arc: B0 V02S0101
arc: B1 V02N0301
arc: B2 H01W0100
arc: B4 V00B0100
arc: B5 F1
arc: B6 E1_H02W0301
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C4 S1_V02N0201
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE0 E1_H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR1 V00T0000
arc: M2 V00B0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N3_V06N0003 F0
arc: S1_V02S0001 F2
arc: V00B0000 F6
arc: V01S0000 F7
arc: W1_H02W0001 Q0
word: SLICED.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 0000000011001100
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A5 S1_V02N0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02E0301
arc: B4 E1_H02W0101
arc: B5 W1_H02E0101
arc: C0 H00R0100
arc: C1 H02W0601
arc: C2 S1_V02N0401
arc: C4 H02E0601
arc: C5 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 V00B0100
arc: D4 H01W0000
arc: D5 W1_H02E0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 F5
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M2 V00T0100
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 F2
arc: V01S0000 F4
word: SLICEC.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1111111110000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 E1_H02W0701
arc: A2 H02W0701
arc: A4 W1_H02E0501
arc: A5 V02S0301
arc: A6 H02E0701
arc: B0 W1_H02E0101
arc: B2 S1_V02N0301
arc: B4 V00B0100
arc: B5 N1_V02S0501
arc: B6 S1_V02N0701
arc: C0 H02W0401
arc: C2 N1_V01S0100
arc: C4 H02E0601
arc: C6 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D2 V00T0100
arc: D4 V00B0000
arc: D5 N1_V02S0401
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 Q0
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: S3_V06S0003 F0
arc: V00B0000 F6
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0011010100000000
word: SLICEC.K1.INIT 1000100000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110110010100000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C8:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 S1_V02N0701
arc: A1 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V02N0101
arc: A5 N1_V01N0101
arc: A6 S1_V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 S1_V02N0501
arc: B6 W1_H02E0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 S1_V02N0201
arc: C5 F4
arc: C6 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 H02E0001
arc: D6 H02W0201
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: M4 V00T0000
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: S1_V02S0701 F5
arc: V01S0100 Q5
arc: W1_H02W0601 Q4
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111111110000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1111111110000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C9:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02S0701
arc: A1 W1_H02E0701
arc: A3 W1_H02E0701
arc: A5 E1_H02W0501
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B5 H02W0301
arc: C0 H00L0100
arc: C1 H00R0100
arc: C2 V02S0601
arc: C3 V02S0601
arc: C5 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 N1_V02S0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0201
arc: D5 V02S0401
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: V01S0000 Q3
arc: V01S0100 F2
word: SLICEC.K1.INIT 0011010100000000
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 V02N0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06S0303
arc: N1_V02N0401 W3_H06E0203
arc: A0 V02N0701
arc: A1 F7
arc: A4 H02W0701
arc: A7 H02E0501
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B4 N1_V02S0701
arc: B7 H02W0101
arc: C0 F4
arc: C2 V02N0601
arc: C4 N1_V02S0001
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 H02E0201
arc: D4 V00B0000
arc: D7 V02S0401
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H01W0000 Q1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N3_V06N0103 Q2
arc: S3_V06S0103 Q1
arc: V00T0000 F0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 0000000101010101
word: SLICEA.K0.INIT 0101111111111111
word: SLICED.K1.INIT 0000001100000111
word: SLICEA.K1.INIT 0111011111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R14C11:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 E1_H01W0100
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A4 V00B0000
arc: B0 V02N0101
arc: C0 S1_V02N0601
arc: C4 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
word: SLICEC.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R14C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: A1 F5
arc: A2 S1_V02N0501
arc: A5 S1_V02N0101
arc: A7 E1_H01W0000
arc: B1 E1_H01W0100
arc: B2 H02W0301
arc: B5 V00B0100
arc: B7 V00T0000
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C5 V02N0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 V02S0201
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0010011100000000
word: SLICED.K1.INIT 0100010101000000
word: SLICEB.K0.INIT 0010000001110000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C13:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: A0 H01E0001
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 F5
arc: A5 V00T0100
arc: A6 F7
arc: A7 Q7
arc: B0 V00T0000
arc: B1 H02E0101
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B4 F3
arc: B5 H02W0301
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 V02N0401
arc: C3 H02W0401
arc: C4 N1_V02S0001
arc: C5 V00T0000
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 F0
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 F2
arc: M3 H02W0201
arc: M5 H02W0001
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0301 Q3
arc: V00B0000 F4
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 0000110000001010
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1011010010000111
word: SLICEC.K1.INIT 0100000001001100
word: SLICEB.K0.INIT 0000000011011000
word: SLICEA.K1.INIT 0010001100100000
word: SLICEA.K0.INIT 0000100000101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C14:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A1 H01E0001
arc: A2 V02N0501
arc: A3 E1_H01E0001
arc: A4 W1_H02E0501
arc: A5 V00T0000
arc: A6 F7
arc: A7 Q7
arc: B1 F3
arc: B2 H02E0301
arc: B3 H00L0000
arc: B4 V02S0701
arc: B5 H01E0101
arc: B6 E1_H02W0101
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 N1_V02S0401
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0000 F6
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0100000001110000
word: SLICEB.K0.INIT 0000000010101100
word: SLICEC.K0.INIT 0000110100001000
word: SLICED.K0.INIT 0000000000000110
word: SLICED.K1.INIT 0101010100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R14C15:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: A1 N1_V02S0701
arc: B1 V02S0301
arc: C1 V02N0401
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: H01W0100 F3
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V02N0101 F3
arc: N1_V02N0501 Q7
arc: N3_V06N0003 F3
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q7
arc: V01S0000 F3
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0111011101111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C16:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: A5 H02W0501
arc: B7 V02S0501
arc: C5 V02S0201
arc: C7 V02S0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D5 V02S0401
arc: D7 H00R0100
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N3_V06N0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A7 E1_H01W0000
arc: B1 V00T0000
arc: C1 V02N0601
arc: C7 S1_V02N0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D7 V02S0601
arc: E1_H02E0101 F1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 Q7
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0101 F1
arc: N1_V02N0701 Q5
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q4
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: S3_V06S0303 Q5
arc: V01S0000 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111111011111010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C18:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: A4 F5
arc: A5 H02W0701
arc: B4 W1_H02E0101
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q3
arc: S1_V02S0001 Q0
arc: V00B0000 Q4
arc: V01S0100 Q2
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1110101000101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C19:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 H02E0701
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 V02S0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 V01S0000
arc: B6 V02N0701
arc: B7 H01E0101
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q2
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0601 F4
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C20:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S3_V06N0203
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 W1_H02E0501
arc: A1 S1_V02N0701
arc: A2 H01E0001
arc: A3 N1_V02S0701
arc: A4 V00T0000
arc: A5 H02E0701
arc: A6 V02N0101
arc: A7 H02E0501
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 V01S0000
arc: B5 S1_V02N0501
arc: B6 H01E0101
arc: B7 V02N0501
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M1 H00R0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N1_V02N0701 F5
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F7
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F6
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C21:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 V02N0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E1_H02W0601
arc: A0 H01E0001
arc: A1 S1_V02N0501
arc: A2 V01N0101
arc: A3 E1_H01E0001
arc: A4 V00T0000
arc: A5 N1_V01N0101
arc: A6 V00T0100
arc: A7 V02S0301
arc: B0 H01W0100
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V01N0001
arc: B4 H02E0301
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 V01S0000
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E1_H02E0301 F1
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 F3
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q2
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C22:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02N0501
arc: A1 V01N0101
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A4 N1_V02S0301
arc: A5 N1_V02S0101
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 V01N0001
arc: B3 N1_V02S0301
arc: B4 H02W0301
arc: B5 S1_V02N0701
arc: B6 H02E0101
arc: B7 V01S0000
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q2
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 W1_H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: V01S0000 Q3
arc: V01S0100 F0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C23:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06N0203
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: A2 F7
arc: A3 S1_V02N0701
arc: A4 V02S0101
arc: A5 N1_V02S0301
arc: A7 H02W0701
arc: B2 F3
arc: B3 W1_H02E0301
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: B7 V00T0000
arc: C2 N1_V01N0001
arc: C3 F4
arc: C4 V02S0001
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D2 H02E0001
arc: D3 V02N0001
arc: D5 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q1
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0701 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q2
arc: V01S0000 Q6
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1110001011100010
word: SLICED.K1.INIT 0010000001110000
word: SLICEB.K1.INIT 0000000000100111
word: SLICEB.K0.INIT 1111000000010001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 V02S0501
arc: A4 V02N0301
arc: A5 V02N0301
arc: A7 V02N0301
arc: B0 V00B0000
arc: B1 H02E0301
arc: B2 F3
arc: B3 H02W0301
arc: B4 S1_V02N0501
arc: B5 H01E0101
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 F4
arc: C2 S1_V02N0401
arc: C4 W1_H02E0601
arc: C5 H02W0401
arc: C7 E1_H01E0101
arc: CE0 H00L0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D7 H02E0001
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: LSR1 H02W0501
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q6
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 1110111000100010
word: SLICED.K1.INIT 0000001010100010
word: SLICEB.K0.INIT 0000000001010011
word: SLICEA.K0.INIT 1100000011010001
word: SLICEC.K1.INIT 0010000000101010
word: SLICEC.K0.INIT 0000010000010101
word: SLICEA.K1.INIT 1100110000000101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
arc: A0 F5
arc: A1 V02S0501
arc: A2 V00B0000
arc: A3 F7
arc: A4 E1_H02W0501
arc: A6 H00L0000
arc: A7 N1_V02S0101
arc: B0 H02W0301
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 V02S0301
arc: B5 V02S0501
arc: B6 H01E0101
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 F6
arc: C2 V02N0601
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 H02W0401
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 F0
arc: D2 H01E0101
arc: D3 F2
arc: D4 H00L0100
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: V00B0000 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 0100011100000000
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1000100010001011
word: SLICEB.K0.INIT 0011000001010000
word: SLICED.K1.INIT 0000000000110101
word: SLICEB.K1.INIT 1100000011010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C26:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: E1_H01E0101 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 W3_H06E0303
arc: A0 V01N0101
arc: A2 F7
arc: A3 N1_V02S0501
arc: A4 E1_H02W0701
arc: A5 H02W0701
arc: A6 E1_H01W0000
arc: A7 F5
arc: B0 F3
arc: B2 V01N0001
arc: B3 H00R0000
arc: B4 V00B0100
arc: B6 V02N0701
arc: B7 E1_H02W0101
arc: C0 H00L0000
arc: C2 F4
arc: C3 W1_H02E0401
arc: C4 V02N0001
arc: C5 H01E0001
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 V01N0001
arc: D6 V02S0601
arc: D7 V00B0000
arc: E1_H02E0001 Q2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1011101110001000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 0100000001110000
word: SLICED.K1.INIT 0000000000110101
word: SLICEB.K0.INIT 1100110000000101
word: SLICEB.K1.INIT 0000000000011101
word: SLICEA.K0.INIT 1111000100000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C27:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: A0 E1_H02W0701
arc: A2 H02W0501
arc: A4 E1_H02W0701
arc: B2 V02N0301
arc: C0 V02N0401
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02E0201
arc: D2 S1_V02N0201
arc: D4 V02N0401
arc: D5 H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: S3_V06S0003 Q3
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C28:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V01N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: E1_H02E0401 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: B0 V02N0101
arc: B4 E1_H02W0101
arc: C0 E1_H02W0401
arc: C4 S1_V02N0001
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D4 V02N0401
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0401 Q4
word: SLICEA.K0.INIT 0011000000110011
word: SLICEC.K0.INIT 0000000011001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C29:PLC2
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: A0 H02E0701
arc: C0 S1_V02N0401
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: M0 E1_H02W0601
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0601 Q6
arc: W3_H06W0203 Q7
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C2:PLC2
arc: E1_H02E0301 V02S0301
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: N1_V02N0301 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02W0201
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 N1_V02S0301
arc: A5 N1_V01N0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02S0001
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q4
arc: LSR1 H02W0301
arc: M4 H02W0401
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: V00B0100 Q7
arc: V01S0000 Q3
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R14C30:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 H01E0101

.tile R14C31:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: S3_V06S0003 W3_H06E0003

.tile R14C36:PLC2
arc: S3_V06S0103 N1_V02S0201

.tile R14C3:PLC2
arc: H00R0100 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0401 H02W0401
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: A2 V00T0000
arc: B1 V02N0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 Q4
arc: C7 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0001
arc: D2 H00R0000
arc: D3 H00R0000
arc: D7 H00R0100
arc: E1_H01E0101 Q2
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0501 F7
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0011110011110000
word: SLICEB.K0.INIT 0110101010101010
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C4:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 H01E0101
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 N1_V02S0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 V00B0000
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: V00T0000 Q2
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C5:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C6:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02N0201
arc: W1_H02W0701 E1_H02W0701
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 H02E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q1
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V00T0000 Q0
arc: V01S0000 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C7:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00T0100 V02S0701
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 V06S0303
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q6
arc: V00T0000 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C8:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H06E0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 V02S0301
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: B0 V00T0000
arc: B1 Q1
arc: B4 H02E0101
arc: B5 H02E0101
arc: B7 N1_V02S0501
arc: C5 H02E0601
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D7 V02N0401
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 E1_H02W0301
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: V00T0000 Q0
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 1111100011110000
word: SLICED.K1.INIT 0000000000111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R14C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00T0100 V02N0701
arc: A1 N1_V02S0701
arc: B1 H00R0100
arc: C1 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: F0 F5A_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0003 F0
arc: V01S0000 Q3
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C10:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06W0203
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: A0 F5
arc: A1 S1_V02N0701
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: B0 S1_V02N0101
arc: B2 V01N0001
arc: B4 H02W0301
arc: B5 H02W0101
arc: C0 E1_H02W0401
arc: C1 F4
arc: C2 E1_H02W0601
arc: C4 N1_V02S0001
arc: C5 H02E0601
arc: CE0 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 H02E0201
arc: D4 W1_H02E0201
arc: D5 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR1 V00T0100
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q2
arc: S3_V06S0303 Q5
arc: V01S0000 F1
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0011011100000000
word: SLICEA.K0.INIT 0101111111011111
word: SLICEC.K0.INIT 0000010011001100
word: SLICEA.K1.INIT 1111111101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R15C11:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02W0501
arc: C0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 N3_V06S0203
arc: A1 H02E0501
arc: A6 V02S0101
arc: B1 S1_V02N0101
arc: C1 H02W0601
arc: C5 V00T0000
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 V02S0401
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 F5
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000100010011
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C13:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A1 F5
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 N1_V02S0101
arc: A5 Q5
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 F3
arc: B1 S1_V02N0101
arc: B2 H01W0100
arc: B3 H02W0101
arc: B4 V01S0000
arc: B5 H02E0301
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: C0 F4
arc: C1 H02E0401
arc: C2 N1_V02S0601
arc: C3 H00L0000
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 Q6
arc: C7 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: M0 H02W0601
arc: M2 W1_H02E0601
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V01S0000 Q4
word: SLICEA.K1.INIT 0101000101000000
word: SLICED.K1.INIT 0010000000101010
word: SLICEA.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0010011100000000
word: SLICEB.K1.INIT 0000100001001100
word: SLICED.K0.INIT 0101000001000100
word: SLICEC.K1.INIT 0010001100100000
word: SLICEC.K0.INIT 0000000011001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C14:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A3 H02W0701
arc: A4 V02N0101
arc: A6 N1_V02S0301
arc: B4 N1_V01S0000
arc: B6 V02S0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C3 V02S0401
arc: C4 H02E0401
arc: CLK0 G_HPBX0000
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 S1_V02N0401
arc: E1_H02E0101 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F4
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V00B0100 F5
arc: V01S0100 F1
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K0.INIT 0001000100000000
word: SLICEC.K0.INIT 0110010101101010
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C15:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 V02N0301
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 V01N0101
arc: B0 V02S0301
arc: B2 V02N0101
arc: B3 H02E0301
arc: B4 V01S0000
arc: C2 N1_V02S0401
arc: C4 Q4
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 N1_V01S0000
arc: D3 V02N0001
arc: D4 V00B0000
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0201 Q0
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: V00T0100 Q3
arc: V01S0100 F4
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C16:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A0 F5
arc: A2 S1_V02N0501
arc: A5 N1_V02S0301
arc: A7 N1_V01S0100
arc: B4 H02W0101
arc: B5 V02N0701
arc: B7 V02N0701
arc: C1 N1_V02S0401
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 F2
arc: D2 V02S0201
arc: D3 H02E0201
arc: D4 F2
arc: D5 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: E1_H02E0101 F3
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0301 F1
arc: N1_V02N0401 Q4
arc: N1_V02N0501 F5
arc: N1_V02N0701 Q5
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: V01S0100 F2
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0301 F1
arc: W1_H02W0401 F4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K1.INIT 1000000010000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0111011100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R15C17:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 H01E0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A6 N1_V01S0100
arc: A7 W1_H02E0501
arc: B0 V02N0101
arc: B4 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 V02N0701
arc: C0 S1_V02N0401
arc: C2 H02E0601
arc: C4 V00T0100
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D2 N1_V02S0001
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 N1_V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q7
arc: E1_H02E0201 F2
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q5
arc: H01W0100 F7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 F2
arc: S1_V02S0201 F2
arc: V01S0000 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000010001010100
word: SLICEC.K0.INIT 1111000000110011
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1100110010101010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1011100010111000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C18:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0401 W3_H06E0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02S0701
arc: A4 V02S0301
arc: A7 N1_V02S0101
arc: B2 H02W0301
arc: B4 H02E0301
arc: C1 N1_V02S0401
arc: C2 H02E0601
arc: C4 H02E0601
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00B0100
arc: D2 V01S0100
arc: D4 S1_V02N0601
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F6
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 V01S0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q0
arc: W1_H02W0401 F6
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000001111111
word: SLICED.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 1110110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 H01E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: A0 E1_H01E0001
arc: B2 H00L0000
arc: B7 V00B0000
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 W1_H02E0001
arc: D3 V02S0001
arc: D6 V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M5 V01S0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S1_V02S0301 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 Q3
arc: V01S0100 F6
arc: W1_H02W0101 Q3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C20:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0001
arc: H00L0100 E1_H02W0301
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 N3_V06S0203
arc: A0 F5
arc: A3 W1_H02E0501
arc: A5 V02S0301
arc: A7 H02W0701
arc: B0 S1_V02N0301
arc: B3 H02W0101
arc: B5 N1_V02S0701
arc: B7 H02E0301
arc: C0 H00L0000
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: C7 W1_H02E0601
arc: CE0 H02W0101
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D3 H02W0201
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 V02S0401
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: LSR1 H02E0501
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q3
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q0
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: W3_H06W0003 Q3
word: SLICED.K0.INIT 1111000011111111
word: SLICEC.K1.INIT 0001000011010000
word: SLICED.K1.INIT 0000000100001101
word: SLICEA.K0.INIT 1100000011000101
word: SLICEB.K1.INIT 1011101110001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R15C21:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06N0103
arc: E3_H06E0003 W3_H06E0003
arc: A4 V02S0301
arc: A5 V02S0301
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B6 H02E0101
arc: C0 V02N0401
arc: C3 W1_H02E0401
arc: C4 V02N0201
arc: C5 W1_H02E0401
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D3 V00B0100
arc: D5 H02E0201
arc: D6 H00R0100
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 W1_H02E0501
arc: M1 E1_H02W0001
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F3
arc: N1_V02N0301 Q3
arc: N1_V02N0501 F5
arc: N3_V06N0003 Q3
arc: S1_V02S0001 F0
arc: S1_V02S0601 F6
arc: V01S0100 Q1
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1110010011100100
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1111111100110011
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C22:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00L0100
arc: A1 F5
arc: A2 V02S0701
arc: A3 W1_H02E0701
arc: A6 V02S0301
arc: B0 F3
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 V02S0101
arc: B6 H02W0301
arc: B7 H02E0301
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 W1_H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 V00B0100
arc: D2 N1_V02S0201
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 N1_V02S0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0701 F7
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 H02E0501
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: N1_V02N0101 Q3
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1110101000000000
word: SLICED.K0.INIT 1101100011011000
word: SLICED.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 1111000011111111
word: SLICEB.K0.INIT 0011000001010000
word: SLICEB.K1.INIT 0000000001010011
word: SLICEA.K0.INIT 1010000010110001
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R15C23:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 V06N0303
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: A2 H02E0701
arc: A4 V00T0100
arc: B0 H02W0301
arc: C0 S1_V02N0601
arc: C2 H02E0601
arc: C4 H02W0401
arc: C5 V01N0101
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0201
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 E1_H02W0501
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0000
arc: M3 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N3_V06N0203 Q4
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00T0100 Q1
arc: V01S0100 F2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111111100001111
word: SLICEC.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1

.tile R15C24:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: A3 V02N0701
arc: B0 V02S0301
arc: B2 H02E0101
arc: B4 V01S0000
arc: C0 V02N0601
arc: C2 H02W0401
arc: C4 E1_H01E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0001
arc: D2 V02N0201
arc: D4 H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: H01W0000 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q4
arc: V00T0000 F2
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C25:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02S0701
arc: B1 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 N1_V01S0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06N0003
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 W1_H02E0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: A0 H02E0701
arc: A4 W1_H02E0701
arc: A7 E1_H02W0701
arc: B0 V01N0001
arc: B4 E1_H02W0101
arc: B7 H02E0101
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D4 V02S0401
arc: D7 W1_H02E0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q0
arc: V01S0000 Q4
word: SLICEC.K0.INIT 1101110110001000
word: SLICEA.K0.INIT 1100110010101010
word: SLICED.K1.INIT 0100011100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C27:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 W1_H02E0501
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0701
arc: A5 S1_V02N0301
arc: B2 V02N0301
arc: C0 V02S0601
arc: C2 V02S0601
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 H02E0001
arc: D5 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0303 Q5
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: V01S0100 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C28:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 S1_V02N0701
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 V02N0101
arc: B3 H01W0100
arc: C2 H00L0100
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C29:PLC2
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: A0 V02N0501
arc: B0 V01N0001
arc: B6 V02N0501
arc: C6 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N3_V06N0003 F0
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000001111001111
word: SLICEA.K0.INIT 0001000110111011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R15C2:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: A1 S1_V02N0501
arc: A5 S1_V02N0301
arc: B1 S1_V02N0301
arc: B5 S1_V02N0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02S0601
arc: C6 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V02N0201
arc: D5 F0
arc: D6 V02S0401
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 F5
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: S3_V06S0103 Q2
arc: V01S0100 F2
word: SLICEC.K1.INIT 1111111110001000
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1000100000001000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R15C31:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: N1_V02N0601 W3_H06E0303

.tile R15C3:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0201 V02N0201
arc: A3 V00T0000
arc: B3 H02E0101
arc: B6 H02E0301
arc: C0 H02E0601
arc: C3 V02N0601
arc: C6 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D3 V00T0100
arc: D6 V02S0401
arc: E1_H02E0201 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02W0301
arc: M1 V01S0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0000 F6
arc: V01S0100 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K0.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R15C4:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 H02W0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: A1 W1_H02E0701
arc: B1 H02E0101
arc: B6 V02N0501
arc: C1 V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V02S0201
arc: D6 V02S0601
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F0
arc: V01S0000 F6
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C5:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: H00R0000 V02N0601
arc: N1_V02N0101 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V01N0101
arc: A0 E1_H02W0501
arc: B1 N1_V02S0101
arc: C1 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D1 H02W0001
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M2 V00B0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: S3_V06S0203 Q7
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C6:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N1_V02S0301
arc: A1 H00L0000
arc: A3 V02S0701
arc: B1 V02N0301
arc: B7 H02E0301
arc: C1 V02N0601
arc: C3 N1_V01N0001
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D2 H02W0001
arc: D3 H00R0000
arc: D7 H02E0201
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 W1_H02E0601
arc: M5 V01S0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: N1_V02N0701 Q5
arc: N3_V06N0003 F0
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: S3_V06S0203 F7
arc: V01S0000 F2
arc: V01S0100 Q6
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000010000000000
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C7:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A5 S1_V02N0301
arc: B0 V02N0101
arc: B1 N1_V02S0101
arc: B3 E1_H01W0100
arc: B5 V02N0701
arc: C1 S1_V02N0601
arc: C3 H02W0401
arc: C5 V02N0001
arc: C6 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D3 E1_H02W0201
arc: D5 V02N0601
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: M0 H02E0601
arc: M4 H02E0401
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 F4
arc: N3_V06N0303 Q6
arc: S3_V06S0003 F3
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0100000000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 1111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C8:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: N1_V02N0401 H02E0401
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V01N0101
arc: A2 V02N0701
arc: B2 W1_H02E0101
arc: B4 N1_V02S0501
arc: C2 H02E0601
arc: C4 V01N0101
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D4 H02E0201
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: V00T0000 F2
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R15C9:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: B0 V02N0301
arc: B1 H02W0101
arc: C0 H00L0000
arc: C1 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V02S0201
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02S0201
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0701 S1_V02N0701
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 F5
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0501
arc: A5 H02E0501
arc: A6 W1_H02E0701
arc: A7 H00L0000
arc: B0 H02W0301
arc: B2 F3
arc: B3 H00R0000
arc: B5 H02W0101
arc: B6 H02E0101
arc: B7 H02W0101
arc: C0 V02N0401
arc: C1 H02W0601
arc: C2 N1_V02S0401
arc: C3 S1_V02N0401
arc: C5 H02E0401
arc: C6 N1_V02S0001
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 V00B0100
arc: D5 E1_H02W0001
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: S1_V02S0001 F0
arc: S1_V02S0401 Q6
arc: S3_V06S0003 Q0
arc: V00T0100 F1
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 0101011100000000
word: SLICEC.K1.INIT 0000000000110111
word: SLICEA.K0.INIT 0111111101111111
word: SLICED.K1.INIT 0011000001110000
word: SLICEA.K1.INIT 1111010111111111
word: SLICEB.K1.INIT 0000000000010011
word: SLICEB.K0.INIT 1111011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C11:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 F5
arc: A3 V02N0701
arc: A4 H02E0501
arc: A5 N1_V02S0101
arc: B3 V02S0101
arc: B4 N1_V02S0501
arc: B5 H00L0000
arc: C0 H02W0401
arc: C2 V02N0401
arc: C3 F4
arc: C4 V00B0100
arc: C5 W1_H02E0601
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 H01W0000
arc: D5 E1_H01W0100
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F0
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0011011100000000
word: SLICEB.K0.INIT 1111111101011111
word: SLICEC.K0.INIT 0001000011110000
word: SLICEB.K1.INIT 0101111111011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C12:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02S0701
arc: A2 E1_H02W0501
arc: A3 F7
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B3 V02N0301
arc: C0 S1_V02N0401
arc: C3 H00L0100
arc: C5 E1_H01E0101
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 S1_V02N0201
arc: D3 H01E0101
arc: D5 H02E0001
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F3
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W1_H02W0101 F3
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0101000000000000
word: SLICEA.K0.INIT 1010111010100010
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000111100001110
word: SLICEB.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R16C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 F7
arc: A7 E1_H02W0701
arc: B1 S1_V02N0101
arc: B2 H00L0000
arc: B3 H00L0000
arc: B5 F1
arc: B7 V02S0701
arc: C1 N1_V01N0001
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C5 V02N0201
arc: C7 V00B0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D5 V01N0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q6
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q6
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V01S0100 Q6
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 0110011000111100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000110010101111
word: SLICEB.K0.INIT 1000110010101111
word: SLICEB.K1.INIT 1000110010101111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C14:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: A0 N1_V02S0701
arc: A2 N1_V02S0701
arc: A5 N1_V01S0100
arc: A7 N1_V01S0100
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 N1_V02S0701
arc: B7 H02W0301
arc: C1 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V00B0100
arc: C6 V00B0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 V00T0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000110000001100
word: SLICEC.K1.INIT 0100010001000100
word: SLICED.K0.INIT 0000001100000011
word: SLICED.K1.INIT 0001000100010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C15:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0501
arc: A1 H02E0501
arc: A3 V01N0101
arc: A4 V02S0101
arc: A5 H02W0701
arc: A6 F5
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 H02E0301
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 N1_V02S0201
arc: C6 V00B0100
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D3 V02N0001
arc: D4 H02W0201
arc: D6 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 F4
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F4
arc: N1_V02N0501 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q6
arc: V01S0100 F1
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000010001010100
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1110000011100000
word: SLICED.K0.INIT 0000111100001101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: A0 N1_V02S0701
arc: A1 V02N0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 W1_H02E0501
arc: B4 H02W0301
arc: C5 H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 V02N0401
arc: E1_H01E0101 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q7
arc: V01S0100 Q2
word: SLICEC.K0.INIT 1011101110001000
word: SLICEC.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R16C17:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0100 E1_H02W0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 N3_V06S0103
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0501
arc: A3 V02N0701
arc: A5 H02W0501
arc: B2 V02N0301
arc: B3 E1_H02W0301
arc: B5 V02N0701
arc: B7 V02N0701
arc: C3 H00L0100
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D5 E1_H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0101 F0
arc: E1_H02E0301 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q2
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1101110111011101
word: SLICEB.K1.INIT 1110010011100100
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 1110111000100010
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R16C18:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H01W0100
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V01N0101
arc: A5 V02N0301
arc: A7 S1_V02N0301
arc: B2 S1_V02N0101
arc: B4 V02S0701
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: C1 V02N0401
arc: C2 H02E0401
arc: C7 V00T0000
arc: CE0 W1_H02E0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR1 H02W0501
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F1
arc: N1_V02N0001 F0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F7
arc: S1_V02S0701 F7
arc: V01S0100 F4
word: SLICED.K1.INIT 0000001000001110
word: SLICEC.K0.INIT 1100110011111111
word: SLICEC.K1.INIT 0101010110101010
word: SLICED.K0.INIT 0011001111001100
word: SLICEB.K0.INIT 1110001011100010
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R16C19:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N1_V01S0100
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 H02W0701
arc: A3 H02W0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 N1_V02S0301
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 H02W0401
arc: C4 H02E0601
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 H02E0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 H02W0001
arc: D4 V02S0601
arc: D5 E1_H02W0001
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0000 F2
arc: V01S0100 F1
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C20:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 V02S0401
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A3 H02E0501
arc: A5 W1_H02E0501
arc: A6 F7
arc: A7 W1_H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B6 V00B0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 F4
arc: C6 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 N1_V02S0601
arc: D5 H02E0201
arc: D6 F2
arc: D7 H02E0201
arc: E1_H02E0001 F0
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: M0 V00T0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F2
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1010101011111111
word: SLICEC.K0.INIT 0011001111001100
word: SLICED.K1.INIT 0101010110101010
word: SLICEB.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: H01W0000 W3_H06E0103
arc: A0 E1_H01E0001
arc: A3 H02E0701
arc: A5 V02N0301
arc: A6 H00L0000
arc: B0 F3
arc: B2 H02E0101
arc: B4 V02S0501
arc: B5 H02E0101
arc: B6 H02E0301
arc: C0 F4
arc: C1 H02W0401
arc: C3 W1_H02E0401
arc: C6 H02E0401
arc: C7 H02W0401
arc: D0 F2
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D4 H02E0201
arc: D6 H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: N1_V01N0101 F4
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1011101110111011
word: SLICED.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0011001111001100
word: SLICEB.K1.INIT 0101101001011010
word: SLICEC.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R16C22:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00T0100 H02E0101
arc: W1_H02W0401 S3_V06N0203
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A1 V02N0701
arc: A4 V02N0301
arc: B2 H02W0101
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: C0 H02W0601
arc: C2 V02N0601
arc: C4 F6
arc: C5 W1_H02E0601
arc: C6 H02E0601
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02W0201
arc: D3 V02N0001
arc: D4 F2
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0100 F7
arc: V01S0000 F6
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1010111100000101
word: SLICEC.K1.INIT 1111111100001111
word: SLICEB.K1.INIT 1100110011111111
word: SLICEA.K1.INIT 1010101011111111
word: SLICED.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0011110000111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C23:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: A6 N1_V02S0301
arc: A7 W1_H02E0501
arc: B5 H02W0301
arc: B7 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 F6
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D3 H00R0000
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 Q5
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: S3_V06S0203 F4
arc: V01S0000 F4
arc: V01S0100 Q5
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0101111100000000
word: SLICEA.K1.INIT 0101111101011111
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1010111110101111
word: SLICEB.K1.INIT 0000111100000101
word: SLICED.K0.INIT 1010111100001010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111101011101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C24:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A1 S1_V02N0701
arc: A2 V02S0501
arc: A3 W1_H02E0701
arc: B0 V00T0000
arc: B2 V01N0001
arc: B3 V02S0101
arc: B4 V01S0000
arc: B6 E1_H02W0301
arc: B7 H02E0101
arc: C0 H02E0601
arc: C2 V02S0401
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 V00B0100
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0201
arc: D6 V02S0401
arc: E1_H02E0101 Q1
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: S1_V02S0701 F7
arc: S3_V06S0103 Q1
arc: V00B0100 Q5
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1100111100000011
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1100101011001010
word: SLICED.K1.INIT 0011110000111100
word: SLICEB.K1.INIT 1110101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C25:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0001
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A2 F7
arc: A4 V02N0301
arc: A7 H02W0501
arc: C2 N1_V01S0100
arc: C3 E1_H02W0601
arc: C4 H02E0601
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 H02W0201
arc: D7 V02N0601
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 F4
arc: H01W0000 Q3
arc: LSR0 H02E0501
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S1_V02S0101 Q3
arc: S3_V06S0103 F1
arc: V01S0000 Q7
arc: V01S0100 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111101000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R16C26:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: E1_H01E0101 W3_H06E0203
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 V02N0501
arc: B2 V02N0301
arc: C1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: D2 W1_H02E0201
arc: D3 V00T0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M2 V00T0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: S1_V02S0001 F0
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R16C27:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 N1_V02S0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0601 W3_H06E0303
arc: A4 V00T0100
arc: B1 E1_H01W0100
arc: B2 H02W0301
arc: B3 E1_H01W0100
arc: B4 F3
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: D2 S1_V02N0201
arc: D3 V02S0201
arc: D4 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 W1_H02E0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 0000111100000011
word: SLICEB.K1.INIT 0000001111001111
word: SLICEC.K0.INIT 0000000000111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C28:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: A3 V00T0000
arc: A5 H02W0701
arc: A7 Q7
arc: B0 H02E0301
arc: B5 N1_V02S0701
arc: C0 H00L0100
arc: C3 S1_V02N0601
arc: C5 N1_V02S0001
arc: C7 V00T0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V02S0001
arc: D3 V00B0100
arc: D5 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V02N0501 Q7
arc: N1_V02N0701 F7
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 0101010100001111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000011100000100
word: SLICED.K1.INIT 0000010110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R16C29:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 S1_V02N0501
arc: A1 V02N0501
arc: A3 H02E0701
arc: A5 W1_H02E0701
arc: A6 H02E0501
arc: B0 V02N0301
arc: B1 S1_V02N0101
arc: B6 V00T0000
arc: C3 H00L0000
arc: C5 H02E0401
arc: C6 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D3 V00B0100
arc: D5 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q2
arc: N3_V06N0303 F6
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0001101100011011
word: SLICEB.K1.INIT 0000101001011111
word: SLICEA.K0.INIT 0011001100010001
word: SLICEA.K1.INIT 0101010100010001
word: SLICEC.K1.INIT 0000010110101111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C2:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 S1_V02N0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: C0 V02N0401
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: LSR0 V00B0000
arc: LSR1 H02E0301
arc: M4 V00T0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C30:PLC2
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0103 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 E1_H01W0100
arc: H01W0000 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R16C31:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303

.tile R16C33:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R16C36:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R16C39:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R16C3:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: A1 V02N0501
arc: A6 H00L0000
arc: B1 H02W0101
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: C1 N1_V01N0001
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D6 W1_H02E0201
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0301 F1
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F1
arc: V00B0100 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0011001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R16C4:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 H02W0501
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V01N0001
arc: A0 H02E0701
arc: B0 E1_H02W0101
arc: C0 E1_H02W0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: E1_H01E0001 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0501 Q7
arc: N3_V06N0203 Q7
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111111111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C5:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 V01N0101
arc: H00L0000 N1_V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02E0501
arc: A5 E1_H02W0501
arc: A7 E1_H02W0501
arc: B1 H02E0301
arc: B5 V02N0501
arc: B7 S1_V02N0501
arc: C1 W1_H02E0401
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D4 V02S0401
arc: D5 V02N0601
arc: D7 V02N0601
arc: E1_H01E0101 F1
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: V00B0000 F4
arc: V01S0000 F1
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C6:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0401 V01N0001
arc: A1 E1_H02W0701
arc: A3 V00B0000
arc: A5 N1_V01N0101
arc: B1 H02W0101
arc: B2 H02E0301
arc: B5 H02W0301
arc: C1 H02E0401
arc: C3 S1_V02N0601
arc: C5 V02N0001
arc: C6 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V02S0201
arc: D2 W1_H02E0001
arc: D3 F2
arc: D5 V02S0401
arc: D6 V02N0401
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0201 F0
arc: N1_V02N0501 F5
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0001 F0
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V01S0000 F0
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000001000000
word: SLICEB.K1.INIT 1010101010101111
word: SLICEB.K0.INIT 0000000011001100
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 E1_H02W0401
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06S0303
arc: A1 H00L0100
arc: A6 H02W0501
arc: B1 S1_V02N0101
arc: B6 H02W0301
arc: C1 S1_V02N0601
arc: C6 H02W0401
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: D6 V01N0001
arc: D7 H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 F6
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111101010
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C8:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02W0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0701 V06S0203
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: A2 V02N0701
arc: A7 W1_H02E0501
arc: B0 S1_V02N0101
arc: B7 V02N0501
arc: C0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 H02E0001
arc: D7 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0203 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K1.INIT 0001000100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R16C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A2 F7
arc: A4 N1_V02S0301
arc: A7 W1_H02E0501
arc: B4 V02S0501
arc: B7 V00B0000
arc: C0 F4
arc: C2 V02S0401
arc: C4 S1_V02N0201
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 H02W0001
arc: D4 N1_V02S0601
arc: D7 V02S0601
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q0
arc: LSR1 H02E0301
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0201 Q2
arc: V00T0000 F2
arc: V01S0000 Q0
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0011000001110000
word: SLICEA.K0.INIT 1111111101011111
word: SLICED.K1.INIT 0101011100000000
word: SLICEB.K0.INIT 1111111101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C10:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: N1_V02N0301 W3_H06E0003
arc: A0 N1_V02S0701
arc: A1 W1_H02E0701
arc: A2 V00B0000
arc: A4 F5
arc: A5 S1_V02N0101
arc: B1 V02S0101
arc: B2 N1_V02S0101
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 S1_V02N0701
arc: C0 W1_H02E0601
arc: C2 V02N0601
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C6 V02N0001
arc: CE1 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 N1_V01S0000
arc: D5 V01N0001
arc: D6 H02W0001
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F4
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: V00T0000 F2
arc: V01S0100 Q7
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0011010101010101
word: SLICEC.K0.INIT 1101000111010001
word: SLICEA.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K0.INIT 0011000000000000
word: SLICEB.K0.INIT 0101110111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C11:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00R0000
arc: A1 V01N0101
arc: A3 N1_V02S0701
arc: A7 V02N0101
arc: B2 H02E0101
arc: C0 N1_V01S0100
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: C6 N1_V02S0001
arc: C7 F6
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F6
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: V00B0000 Q6
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R17C12:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02N0701
arc: A4 V02N0101
arc: B0 E1_H02W0301
arc: B3 V02S0101
arc: B4 E1_H02W0101
arc: C3 S1_V02N0601
arc: C4 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D3 V00T0100
arc: D4 E1_H02W0201
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111010010110000
word: SLICEA.K0.INIT 1110111000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
arc: N1_V01N0001 F3
word: SLICEA.K0.INIT 1100111101000101
word: SLICEA.K1.INIT 1100111101000101
word: SLICEB.K0.INIT 1101110100001101
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 S1_V02N0501
arc: A2 H02E0701
arc: A4 E1_H02W0701
arc: B1 V00T0000
arc: B2 H00L0000
arc: B4 S1_V02N0701
arc: C1 N1_V01N0001
arc: C2 N1_V01N0001
arc: C7 V02N0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 V01S0100
arc: D4 V00B0000
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0501 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1010101011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010111100100011
word: SLICEB.K0.INIT 1100111101000101
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R17C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02W0001
arc: H00L0100 V02N0301
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E1_H02W0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A5 N1_V01N0101
arc: A7 N1_V01N0101
arc: C5 H02W0601
arc: C7 H02W0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q7
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000010100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R17C16:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 W1_H02E0601
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 H02E0701
arc: A5 H02W0701
arc: A6 N1_V01N0101
arc: A7 V02S0301
arc: B2 H02W0301
arc: B4 W1_H02E0101
arc: B5 V00B0100
arc: C2 H02E0401
arc: C4 S1_V02N0201
arc: C5 V02S0201
arc: C6 H02E0601
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 H02E0201
arc: D2 V00T0100
arc: D5 W1_H02E0201
arc: D6 V02S0401
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M5 H00L0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0100 F7
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0501 F5
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 1100111111001111
word: SLICED.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111000011011101
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1010110011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C17:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 E1_H02W0601
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 V01N0101
arc: A1 F7
arc: A2 E1_H02W0701
arc: A3 W1_H02E0501
arc: A4 N1_V01S0100
arc: A5 F7
arc: A6 F7
arc: A7 V02N0101
arc: B0 V00B0000
arc: B4 H02W0101
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V00T0000
arc: C1 E1_H01W0000
arc: C2 H00R0100
arc: C4 V00B0100
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02W0001
arc: D2 H02W0201
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 E1_H02W0001
arc: D6 E1_H01W0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q3
arc: N1_V02N0201 F2
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0303 F6
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V01S0000 F2
arc: V01S0100 Q3
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q4
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 0010000000101010
word: SLICED.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1101110110001000
word: SLICED.K1.INIT 0001000011111111
word: SLICEA.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R17C18:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 N3_V06S0003
arc: A2 E1_H02W0701
arc: A5 S1_V02N0301
arc: B0 V02S0101
arc: B1 S1_V02N0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02W0101
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 H00L0100
arc: C3 H02W0401
arc: C4 V02N0201
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 W1_H02E0201
arc: D6 V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F3
arc: M4 V00B0000
arc: M5 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q5
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S3_V06S0103 F1
arc: V01S0000 F2
arc: V01S0100 F1
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F0
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1110111000100010
word: SLICEC.K1.INIT 1111111101010101
word: SLICED.K0.INIT 1111111100001111
word: SLICED.K1.INIT 1100111100001100
word: SLICEC.K0.INIT 0011110011000011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C19:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0201
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00B0000
arc: A3 H02E0501
arc: A5 V02S0101
arc: A6 W1_H02E0501
arc: A7 S1_V02N0301
arc: B0 V02N0301
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 V02S0501
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C20:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 H02E0501
arc: A2 N1_V02S0501
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 V02N0301
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 W1_H02E0101
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: B7 H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S1_V02S0601 F6
arc: V01S0000 F7
arc: W1_H02W0001 F0
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C21:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 V06S0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: E1_H02E0101 W3_H06E0103
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02N0501
arc: A2 V00T0000
arc: A3 H02W0701
arc: A4 H02W0501
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 V02S0301
arc: B1 N1_V02S0301
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 H02W0301
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: V01S0100 F2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C22:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: A0 H00L0000
arc: A1 E1_H02W0501
arc: A2 V02S0501
arc: A3 E1_H02W0701
arc: A4 V02N0101
arc: A5 W1_H02E0501
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 H02W0301
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B5 V02N0501
arc: B6 H02W0101
arc: B7 V00T0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR1 V00B0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F7
arc: V01S0100 F1
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C23:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V01N0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00R0000
arc: A1 N1_V02S0701
arc: A2 N1_V02S0501
arc: A7 H02W0501
arc: B0 E1_H02W0301
arc: B1 V02S0301
arc: B6 E1_H02W0101
arc: B7 V00B0100
arc: C6 V02N0201
arc: C7 V01N0101
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0001 F7
arc: S1_V02S0201 F2
arc: V01S0000 F0
arc: V01S0100 F1
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0011110000111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C24:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: N3_V06N0203 W3_H06E0203
arc: A1 V02S0501
arc: A2 V02S0701
arc: A5 F7
arc: A6 F5
arc: B0 V02N0101
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: C0 E1_H02W0401
arc: C2 H02E0401
arc: C3 N1_V01S0100
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 H02W0401
arc: C7 W1_H02E0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 F2
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00B0000 F4
arc: V00T0000 F0
arc: W1_H02W0101 F3
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0101000000000101
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R17C25:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: A2 H02E0701
arc: A4 N1_V01S0100
arc: A5 V02N0301
arc: A7 V02N0301
arc: B0 V00B0000
arc: B3 N1_V02S0101
arc: B4 V02S0701
arc: C0 H02E0401
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 E1_H02W0601
arc: C6 E1_H02W0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 W1_H02E0001
arc: D2 V02N0201
arc: D4 V02N0401
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: N3_V06N0103 Q2
arc: S1_V02S0101 Q1
arc: S3_V06S0103 F2
arc: V01S0100 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011101110
word: SLICED.K1.INIT 1111111101010101
word: SLICEB.K1.INIT 1100111111001111
word: SLICEC.K1.INIT 0101010110101010
word: SLICED.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C26:PLC2
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 N3_V06S0203
arc: A0 W1_H02E0701
arc: A3 V02N0501
arc: A4 V02N0101
arc: B0 S1_V02N0101
arc: B3 V02S0301
arc: B5 H02W0101
arc: C0 V02N0601
arc: C1 V02S0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 F0
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: M2 V00T0000
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q3
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0301 F1
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1110010011100100
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1110111111101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C27:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: S3_V06S0303 W3_H06E0303
arc: A0 S1_V02N0501
arc: A5 H02E0701
arc: B2 W1_H02E0101
arc: C0 N1_V02S0401
arc: C2 W1_H02E0401
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 V02S0201
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0001 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C28:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 H02W0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V06S0303
arc: A1 H02E0501
arc: B0 H02E0101
arc: C0 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q3
arc: S3_V06S0003 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C29:PLC2
arc: H00L0100 V02N0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02E0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N3_V06S0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0303 N3_V06S0303
arc: B0 H02E0301
arc: C0 H00L0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 E1_H02W0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: H01W0000 Q4
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C2:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 V06S0003
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 N3_V06S0003
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: A1 V02S0501
arc: B1 H02W0301
arc: C1 H02W0601
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C30:PLC2
arc: S1_V02S0001 H06E0003
arc: W1_H02W0001 N1_V01S0000

.tile R17C31:PLC2
arc: W1_H02W0001 V06S0003

.tile R17C3:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0000 H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 N1_V01S0000
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: B1 E1_H01W0100
arc: B2 V02S0101
arc: B3 V02N0101
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F0
arc: M0 V00T0000
arc: M2 V00B0000
arc: N3_V06N0003 F0
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 0000000010111111
word: SLICEB.K1.INIT 1100111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R17C4:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 E3_H06W0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: A2 F5
arc: A3 V00T0000
arc: A5 V02N0301
arc: A6 F7
arc: A7 E1_H02W0701
arc: B1 V00T0000
arc: B5 E1_H02W0101
arc: C0 H02E0401
arc: C2 E1_H01W0000
arc: C5 H02W0401
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 F0
arc: D2 S1_V02N0001
arc: D3 N1_V02S0001
arc: D6 V00B0000
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111111110101010
word: SLICEC.K1.INIT 1000000010000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000010100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C5:PLC2
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A1 H02W0701
arc: A2 H00L0100
arc: A3 V02N0701
arc: A4 H02W0501
arc: A6 H02E0501
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 Q3
arc: B6 H01E0101
arc: C1 N1_V02S0601
arc: C2 E1_H01W0000
arc: C5 E1_H01E0101
arc: C6 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D2 N1_V01S0000
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 0010000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C6:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0201
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: A1 H02W0701
arc: A5 V00T0000
arc: B1 V00T0000
arc: B5 N1_V01S0000
arc: C1 H00R0100
arc: C5 V00T0100
arc: D1 V02N0001
arc: D5 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: N1_V01N0001 F1
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V01S0100 F1
arc: W1_H02W0101 F1
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R17C7:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: A1 V02N0701
arc: B1 H02E0301
arc: C1 H00L0100
arc: C4 E1_H01E0101
arc: C7 H02E0401
arc: D1 H02E0201
arc: D4 H02W0001
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: S3_V06S0103 F1
arc: V01S0000 F1
arc: W1_H02W0301 F1
arc: W1_H02W0601 F4
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R17C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N3_V06S0103
arc: A5 H02W0501
arc: A7 F5
arc: B5 V01S0000
arc: C5 V00T0100
arc: C7 V02N0001
arc: D5 H02E0201
arc: D7 S1_V02N0401
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: W1_H02W0701 F7
word: SLICEC.K1.INIT 0101001100110011
word: SLICED.K1.INIT 1111000001010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R17C9:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 H01E0101
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0203 S3_V06N0203
arc: A2 V02N0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: B0 W1_H02E0101
arc: B1 V02N0301
arc: B3 V02N0301
arc: B4 V01S0000
arc: B5 N1_V02S0701
arc: C0 H00L0100
arc: C1 V02N0401
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 V01N0101
arc: C6 Q6
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: E1_H01E0001 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M6 E1_H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: S1_V02S0701 F5
arc: V00B0100 Q7
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0101011100000000
word: SLICEC.K0.INIT 0101011100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C10:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S3_V06N0303
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: A0 H02E0501
arc: A2 H02E0501
arc: A4 V00T0000
arc: A6 N1_V01N0101
arc: B0 V02S0101
arc: B2 H00L0000
arc: B4 H02E0301
arc: C0 V02N0601
arc: C2 V02N0401
arc: C4 H02E0401
arc: C5 E1_H02W0601
arc: C6 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 V02N0001
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: D6 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0100
arc: LSR1 W1_H02E0301
arc: M4 E1_H02W0401
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N3_V06N0303 F5
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1110010011110000
word: SLICEC.K0.INIT 0001001110110011
word: SLICED.K0.INIT 1010101000001111
word: SLICEB.K0.INIT 0100110001001101
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R18C11:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 H02W0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A1 F5
arc: A3 E1_H01E0001
arc: A4 F7
arc: A5 N1_V02S0301
arc: A7 H00L0000
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: B2 H02E0301
arc: B5 V02S0701
arc: B7 V00B0000
arc: C0 S1_V02N0601
arc: C1 N1_V01S0100
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H01E0101
arc: C6 H01E0001
arc: C7 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F1
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111010010110000
word: SLICEB.K0.INIT 0000001111110011
word: SLICEB.K1.INIT 0000101010101010
word: SLICEC.K1.INIT 0000111110111011
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0011000101110101
word: SLICED.K1.INIT 0011011100000000
word: SLICEC.K0.INIT 1111010111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R18C12:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02S0501
arc: B1 V02N0301
arc: B2 F1
arc: C1 V02N0401
arc: C2 H00L0100
arc: C6 E1_H01E0101
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D6 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0303 F6
arc: V01S0000 Q2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1100101011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R18C13:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H01E0001
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 V02N0301
arc: B5 H02W0301
arc: C0 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N3_V06N0103 Q2
arc: N3_V06N0303 F5
arc: V01S0000 F5
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0011001100110011
word: SLICEA.K0.INIT 0011000011111100
word: SLICEB.K0.INIT 1000100011101110
word: SLICEC.K1.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R18C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 S3_V06N0003
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 E1_H01E0001
arc: B0 V00B0000
arc: B1 H02W0301
arc: B4 V02S0701
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 H02W0201
arc: E1_H01E0001 Q4
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0203 Q4
arc: S3_V06S0203 F4
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1110010011110000
word: SLICEA.K0.INIT 1111010010110000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C15:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 V06N0003
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A0 N1_V02S0501
arc: A1 H02W0501
arc: A2 V01N0101
arc: A6 E1_H01W0000
arc: B0 F1
arc: B1 V00B0000
arc: B4 H02E0101
arc: B5 E1_H02W0101
arc: B6 V01S0000
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C2 F4
arc: C4 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H00L0100
arc: D6 F2
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: S3_V06S0203 Q7
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0000000001001110
word: SLICEA.K0.INIT 1110010011100100
word: SLICEC.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1110111000100010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R18C16:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 V06N0203
arc: H00R0000 V02N0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V01N0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: A7 V02N0101
arc: B0 S1_V02N0301
arc: B2 V02N0301
arc: B3 H00R0000
arc: B6 E1_H02W0101
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: H01W0000 Q3
arc: M3 H02E0201
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0101010101010000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C17:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0203 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: A1 H02W0501
arc: A4 V00B0000
arc: B0 V00T0000
arc: B2 N1_V02S0301
arc: B3 H02W0301
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q2
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0001 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C18:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V01N0101
arc: E1_H01E0101 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 S3_V06N0303
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 H02W0501
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B0 H02W0101
arc: B1 H02W0301
arc: B5 E1_H02W0101
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0101010101010000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C19:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: N3_V06N0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 N3_V06S0003
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 H02W0701
arc: A6 E1_H02W0501
arc: B1 E1_H02W0301
arc: B5 H00L0000
arc: B7 H02W0301
word: SLICEA.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C20:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: H01W0100 W3_H06E0303
arc: W3_H06W0003 V06S0003
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A4 E1_H01W0000
arc: A5 E1_H02W0501
arc: A6 F5
arc: A7 V02S0301
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 E1_H02W0101
arc: C4 H02W0601
arc: C5 V00T0000
arc: C6 F4
arc: C7 E1_H02W0401
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D6 S1_V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0000 F7
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000100000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C21:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H01E0001
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 V02S0101
arc: B0 E1_H02W0101
arc: B4 V02N0701
arc: B6 V02S0701
arc: C0 S1_V02N0601
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 V00B0100
arc: C6 V00T0100
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V02N0001
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: N1_V02N0701 F7
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0011000100010001
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111010110100000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R18C22:PLC2
arc: E1_H02E0101 H01E0101
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0501
arc: A1 V02S0501
arc: A2 V02N0501
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 H02E0301
arc: B1 V01N0001
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 N1_V01S0100
arc: C4 V01N0101
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 V02S0001
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 H02W0501
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
arc: N3_V06N0003 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V01S0100 Q3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1100101011001010
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1100110010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R18C23:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 E1_H02W0501
arc: A7 S1_V02N0301
arc: B0 S1_V02N0101
arc: B1 N1_V02S0101
arc: B2 H02E0101
arc: B3 H02W0301
arc: B5 H02W0301
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C2 V02S0601
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 V02S0201
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 V01N0001
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0601 F6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: N1_V02N0701 F5
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: S1_V02S0201 F2
arc: S3_V06S0303 Q6
arc: V00T0000 F0
arc: V01S0100 Q6
arc: W1_H02W0101 F3
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEC.K1.INIT 1100111100000011
word: SLICED.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 1100101011001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1

.tile R18C24:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 V02S0601
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R18C25:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06S0203
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 W1_H02E0501
arc: A5 H02E0501
arc: B1 W1_H02E0101
arc: B2 E1_H02W0101
arc: B5 H02E0301
arc: C0 H00L0000
arc: C1 H02W0401
arc: C5 N1_V02S0001
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 H02W0001
arc: D3 V00B0100
arc: D5 V02S0601
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: V00B0100 Q5
arc: V01S0100 F0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 1010101011100010
word: SLICEA.K1.INIT 1101100011011000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111111101000100
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R18C26:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0303 V06N0303
arc: A0 H02W0701
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A4 F7
arc: A5 S1_V02N0101
arc: A7 S1_V02N0301
arc: B3 H02W0101
arc: B4 F3
arc: B5 E1_H02W0301
arc: B7 V02S0701
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C5 W1_H02E0401
arc: C6 S1_V02N0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H02W0001
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F0
arc: S3_V06S0003 F0
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000111000000010
word: SLICEB.K1.INIT 0001101111111111
word: SLICEC.K0.INIT 0000010011110100
word: SLICEC.K1.INIT 0000010100000111
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111101000001010
word: SLICED.K0.INIT 1111111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C27:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02S0701
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: A0 V02S0701
arc: A2 E1_H02W0701
arc: C0 H02E0601
arc: C2 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N3_V06N0003 Q0
arc: S3_V06S0003 F0
arc: V01S0100 F0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C28:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 H02E0001
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 N1_V01S0100
arc: A0 H02E0701
arc: A2 F5
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 H02W0301
arc: C0 V02N0601
arc: C2 E1_H02W0401
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 S1_V02N0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S3_V06S0003 F0
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0101010111001100
word: SLICEC.K0.INIT 0011001100010001
word: SLICEB.K0.INIT 0101000001011111
word: SLICEB.K1.INIT 1100110011101110
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R18C29:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02S0301
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: A0 V02N0701
arc: A2 S1_V02N0501
arc: B0 H02E0101
arc: B4 W1_H02E0301
arc: B5 N1_V02S0701
arc: B7 N1_V02S0701
arc: C2 H02W0401
arc: C4 H02W0401
arc: C5 E1_H01E0101
arc: C7 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 H02W0001
arc: D2 V00B0100
arc: D4 V02S0601
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q3
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: W3_H06W0003 Q3
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1100110010101010
word: SLICED.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 0000000011110101
word: SLICEC.K0.INIT 0000001111110011
word: SLICEC.K1.INIT 0000001111001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C2:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: A0 V02S0701
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: B5 V02S0501
arc: C0 F4
arc: C2 V02N0401
arc: C4 V02N0201
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 N1_V01S0000
arc: D5 F2
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: LSR1 V00B0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: V00T0100 Q1
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111111110001000
word: SLICEC.K0.INIT 0101000001010000
word: SLICEA.K0.INIT 1111101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C30:PLC2
arc: W1_H02W0001 V02S0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203

.tile R18C31:PLC2
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003

.tile R18C33:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R18C34:PLC2
arc: S3_V06S0203 H06E0203

.tile R18C36:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R18C37:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003

.tile R18C3:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0101 H01E0101
arc: A1 F5
arc: A2 H01E0001
arc: A3 E1_H02W0501
arc: A5 N1_V02S0301
arc: A7 V02S0301
arc: B1 V00T0000
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B7 F3
arc: C1 H00R0100
arc: C2 H00L0100
arc: C3 S1_V02N0401
arc: C5 H02E0401
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 V02S0001
arc: D3 V00B0100
arc: D5 E1_H01W0100
arc: D7 V02S0401
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0601 Q4
arc: V00T0000 F2
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110111111111111
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0001000100110011
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R18C4:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N3_V06S0003
arc: A1 N1_V02S0501
arc: A5 V00T0000
arc: A7 H00L0000
arc: B0 V02N0101
arc: B1 H02W0301
arc: B5 H00R0000
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C1 H02W0401
arc: C2 H02E0401
arc: C5 W1_H02E0601
arc: C6 V02S0001
arc: C7 W1_H02E0601
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V02S0201
arc: D2 H02W0001
arc: D5 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000011001100
word: SLICED.K0.INIT 0011000000110000
word: SLICEC.K1.INIT 1110101011000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C5:PLC2
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V02N0701
arc: A1 H02E0501
arc: A3 V00B0000
arc: B1 H02E0101
arc: B3 N1_V02S0101
arc: C1 E1_H02W0601
arc: C3 E1_H02W0401
arc: CE0 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D3 H02W0001
arc: E1_H01E0001 F0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0701 Q7
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: V01S0100 F0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C6:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00R0000
arc: A6 N1_V01S0100
arc: B1 W1_H02E0301
arc: B6 F1
arc: C1 E1_H02W0601
arc: C6 H01E0001
arc: D1 E1_H02W0201
arc: D6 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: N1_V02N0601 F6
arc: N3_V06N0103 F1
arc: S1_V02S0101 F1
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0000000000001000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1011101011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C7:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V02S0101
arc: A6 F7
arc: A7 S1_V02N0101
arc: B0 E1_H01W0100
arc: B2 V01N0001
arc: B5 H02W0301
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C3 N1_V01N0001
arc: C5 S1_V02N0201
arc: C6 V02S0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 H00R0100
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F4
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: S3_V06S0203 F4
arc: V00T0100 F1
arc: V01S0000 Q1
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0010011100001111
word: SLICED.K0.INIT 1111010100000101
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1100000011000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1111011111110111
word: SLICEA.K1.INIT 1111111101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R18C8:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A1 V02N0501
arc: A2 V02N0701
arc: A4 F7
arc: A5 H02W0501
arc: A7 S1_V02N0101
arc: B0 V02N0101
arc: B1 V02S0301
arc: B5 H00L0000
arc: B6 E1_H02W0301
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 E1_H02W0601
arc: C2 H02W0601
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 V02N0201
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H02E0201
arc: D2 V02S0001
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 F1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q0
arc: V00T0000 F2
arc: V01S0000 Q6
arc: V01S0100 F4
word: SLICED.K1.INIT 0001001110110011
word: SLICEC.K0.INIT 1111010100000101
word: SLICEC.K1.INIT 0001010111010101
word: SLICED.K0.INIT 1100000011001111
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 0001000011110000
word: SLICEB.K0.INIT 1111010111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R18C9:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: A0 V01N0101
arc: A1 W1_H02E0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 W1_H02E0701
arc: A5 Q5
arc: A6 N1_V02S0101
arc: A7 W1_H02E0701
arc: B0 V02N0301
arc: B1 H01W0100
arc: B2 V02S0101
arc: B4 N1_V02S0701
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 V02N0201
arc: C6 V02S0001
arc: C7 V02N0001
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 W1_H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 Q6
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: V00B0100 F7
arc: V00T0100 F3
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F6
arc: W3_H06W0203 Q7
word: SLICEA.K1.INIT 1100101011001010
word: SLICEA.K0.INIT 1010110010101100
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0011011100000000
word: SLICED.K1.INIT 0101011100000000
word: SLICEB.K0.INIT 0101110111111111
word: SLICEC.K0.INIT 0101011100000000
word: SLICEB.K1.INIT 1111111101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R19C10:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02S0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A4 F5
arc: A5 N1_V01S0100
arc: A7 V02N0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: B7 V00T0000
arc: C2 N1_V01S0100
arc: C4 N1_V02S0001
arc: C5 E1_H02W0601
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D5 H00R0100
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0701 F7
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
word: SLICEC.K1.INIT 0001101100110011
word: SLICEC.K0.INIT 1101000111010001
word: SLICEB.K0.INIT 1111110011111100
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICED.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0701
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 V02N0301
arc: B1 H02E0301
arc: C0 E1_H02W0401
arc: C1 N1_V02S0601
arc: C6 V00T0100
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: E1_H01E0001 F2
arc: E1_H02E0501 Q5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 H00L0100
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1101100011001100
word: SLICEA.K1.INIT 1110010011110000
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1010000010100000
word: SLICED.K0.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R19C12:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: A2 V02S0501
arc: A3 H02E0501
arc: A4 W1_H02E0501
arc: B6 E1_H02W0101
arc: B7 V02S0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 H00R0100
arc: C4 V00T0100
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D4 E1_H02W0201
arc: D6 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0201 Q0
arc: V01S0000 F2
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1010000010100000
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0101010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R19C13:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 H01E0101
arc: H00L0100 V02S0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0303 V01N0101
arc: E3_H06E0303 W3_H06E0303
arc: A2 V00B0000
arc: A4 V02N0301
arc: A6 E1_H02W0501
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 V02S0301
arc: B4 V01S0000
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 V02S0401
arc: C2 H02E0601
arc: C4 V00B0100
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V02S0001
arc: D4 H02W0001
arc: D6 V02N0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000110000
word: SLICEB.K0.INIT 1111000011110100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000010
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R19C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 F7
arc: A4 V02N0301
arc: A7 H00R0000
arc: B0 H02W0101
arc: B1 H01W0100
arc: B4 H02E0301
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C2 F4
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q0
arc: V01S0100 Q1
arc: W1_H02W0101 Q3
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R19C15:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06N0303
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02E0501
arc: A2 V02N0701
arc: A3 E1_H01E0001
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 H02E0701
arc: B0 E1_H02W0101
arc: B1 V02N0301
arc: B2 S1_V02N0101
arc: B4 V02N0501
arc: B5 V02N0501
arc: C0 N1_V01N0001
arc: C1 E1_H02W0601
arc: C3 N1_V02S0401
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 N1_V02S0001
arc: D2 H02W0001
arc: D3 N1_V02S0201
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: D6 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 H02E0201
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q3
arc: S1_V02S0301 Q3
arc: V01S0000 Q7
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q3
word: SLICEA.K1.INIT 0000000001001110
word: SLICEB.K0.INIT 1000100010111011
word: SLICEC.K1.INIT 0001000000110010
word: SLICEC.K0.INIT 0001001100000010
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C16:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V01N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A3 F7
arc: A7 H00R0000
arc: B4 W1_H02E0101
arc: C2 F4
arc: C3 F4
arc: C4 V02S0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: M6 H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: A3 H02W0701
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 F5
arc: A7 H02W0701
arc: B0 H02W0101
arc: B2 V02N0301
arc: B4 S1_V02N0701
arc: B5 H02E0101
arc: C0 E1_H01W0000
arc: C2 V02N0601
arc: C4 S1_V02N0001
arc: C6 H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 W1_H02E0201
arc: D4 H02W0001
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q4
arc: LSR1 W1_H02E0501
arc: M2 V00B0100
arc: M6 H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: S3_V06S0103 F2
arc: V01S0000 F6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0000101011111010
word: SLICED.K1.INIT 0101010101010101
word: SLICEC.K1.INIT 0001000111011101
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010111110101100
word: SLICEA.K0.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C18:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V02S0701
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 V01N0101
arc: A2 V02N0701
arc: A3 N1_V02S0701
arc: A6 H00L0000
arc: B1 E1_H01W0100
arc: B4 H02W0101
arc: B5 N1_V01S0000
arc: B6 F3
arc: B7 V02N0701
arc: C0 H02W0401
arc: C1 N1_V02S0601
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 V02N0201
arc: C6 F4
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 H00L0100
arc: D6 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F5
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0000 F0
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K1.INIT 1111001111110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C19:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V06N0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0103 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A2 V00B0000
arc: A3 S1_V02N0501
arc: A4 V02N0301
arc: A5 H02E0701
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B0 N1_V02S0101
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 W1_H02E0101
arc: B7 N1_V02S0701
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C20:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 V06N0103
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0501
arc: A1 H02W0701
arc: A2 V02S0701
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: B0 H02W0301
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 V00T0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: N1_V01N0001 F5
arc: V01S0000 F7
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C21:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02S0701
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A1 S1_V02N0501
arc: A2 E1_H02W0501
arc: A3 H02W0501
arc: A4 V00T0000
arc: A5 V02S0101
arc: A6 V02N0301
arc: A7 H02W0701
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 V00B0100
arc: B6 S1_V02N0701
arc: B7 V02N0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: S1_V02S0601 F6
arc: V01S0000 F7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C22:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 V06N0103
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0000
arc: A1 S1_V02N0501
arc: A2 H00L0100
arc: A3 N1_V02S0701
arc: A4 E1_H02W0501
arc: A5 H02W0701
arc: A6 V00T0100
arc: A7 V02S0101
arc: B0 H01W0100
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B4 W1_H02E0301
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F0
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00R0000
arc: M7 E1_H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0101 F1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: S1_V02S0101 F3
arc: V01S0100 F2
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C23:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: A1 N1_V02S0501
arc: A6 H00L0000
arc: A7 N1_V02S0101
arc: B0 N1_V02S0301
arc: B1 V02S0101
arc: B6 H02E0101
arc: B7 V02N0701
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D6 V02S0401
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0401 Q4
arc: N1_V02N0501 F7
arc: S1_V02S0001 Q0
arc: V01S0000 F1
arc: V01S0100 Q4
word: SLICED.K0.INIT 1011101110001000
word: SLICED.K1.INIT 1011101110111011
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C24:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 V06S0103
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D6 V02S0401
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R19C25:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0301 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R19C26:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06N0303
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: B6 W1_H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 E1_H02W0401
arc: D2 H00R0000
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R19C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0701
arc: N3_V06N0203 W3_H06E0203
arc: A1 V02S0501
arc: A4 V02S0101
arc: A5 V02N0101
arc: B0 H02W0301
arc: B2 H02W0301
arc: B4 H02E0301
arc: B5 H02E0101
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: C5 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 V02N0201
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0501 Q7
arc: S3_V06S0003 Q3
arc: W1_H02W0501 F5
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1010101011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0011011111110111
word: SLICEA.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R19C28:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0303 V06S0303
arc: A0 S1_V02N0501
arc: A2 V01N0101
arc: A3 H02E0701
arc: B1 F3
arc: B2 V01N0001
arc: B3 V02N0301
arc: B5 F3
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C5 H02E0401
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 H00R0000
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0401 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q5
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 0111011100100010
word: SLICEB.K0.INIT 0101111101011100
word: SLICEA.K1.INIT 0000000011110011
word: SLICEA.K0.INIT 0000010111110101
word: SLICEC.K1.INIT 0011000000111111
word: SLICED.K0.INIT 0000111100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R19C29:PLC2
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0701 H02E0701
arc: S1_V02S0501 N1_V02S0501
arc: V00B0100 S1_V02N0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N1_V02S0501
arc: N1_V02N0301 W3_H06E0003
arc: A0 V02S0701
arc: A2 V02S0701
arc: B1 V00T0000
arc: B3 Q3
arc: B4 V01S0000
arc: B5 V01S0000
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 V02S0601
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 V02N0201
arc: D3 V01S0100
arc: D4 V01N0001
arc: D5 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 0101000001010101
word: SLICEB.K0.INIT 0101000001010101
word: SLICEB.K1.INIT 0011000000111111
word: SLICEC.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R19C2:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V06S0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0303 E3_H06W0303

.tile R19C31:PLC2
arc: W1_H02W0301 W3_H06E0003

.tile R19C3:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0001
arc: H00R0100 H02W0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0201
arc: A1 E1_H02W0501
arc: A4 V02S0301
arc: A7 N1_V02S0101
arc: B1 W1_H02E0101
arc: B6 H02W0101
arc: B7 V00B0000
arc: C1 H02E0401
arc: C4 V02S0001
arc: C6 F4
arc: C7 F4
arc: CE1 V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D4 N1_V02S0601
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M3 H00L0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0501 F7
arc: S3_V06S0303 Q6
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0000101000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1011111011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C42:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R19C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0101
arc: N1_V02N0101 W1_H02E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: A0 E1_H01E0001
arc: A4 W1_H02E0701
arc: A5 N1_V01S0100
arc: A6 W1_H02E0701
arc: B0 N1_V02S0301
arc: B1 F3
arc: B2 V02S0301
arc: B4 N1_V02S0701
arc: C0 V02S0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0601
arc: C4 H02W0601
arc: C5 V00T0100
arc: C6 H02W0601
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 H01W0000
arc: D6 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q6
arc: N1_V02N0701 F5
arc: N3_V06N0303 Q6
arc: S1_V02S0201 F0
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F2
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1111010001000100
word: SLICEA.K1.INIT 0011001100110011
word: SLICED.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1111101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R19C5:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: A1 H02W0701
arc: A3 V02S0701
arc: A5 N1_V02S0301
arc: A7 H02W0501
arc: B0 N1_V02S0101
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 N1_V02S0301
arc: B5 N1_V01S0000
arc: B7 V02N0501
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C5 H02W0601
arc: C7 V02N0001
arc: CE1 H00L0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D3 S1_V02N0201
arc: D5 H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 F1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 H02E0601
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0701 Q5
arc: V00T0000 Q2
arc: V01S0100 F6
word: SLICEB.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0000000011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C6:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0201
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A3 V00B0000
arc: B0 H02E0301
arc: B3 H00L0000
arc: C0 S1_V02N0601
arc: C3 V02S0401
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D3 V02S0201
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F2
arc: LSR0 H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: S1_V02S0001 F2
arc: S3_V06S0103 F2
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C7:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V06S0303
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A1 E1_H02W0501
arc: A5 N1_V01N0101
arc: A6 F5
arc: B1 H00R0100
arc: B5 V00B0100
arc: C1 V02N0601
arc: C5 E1_H02W0401
arc: C6 N1_V02S0201
arc: CE0 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: E1_H01E0101 Q6
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S3_V06S0303 F6
arc: V00T0100 F1
word: SLICEC.K1.INIT 0001010111010101
word: SLICED.K0.INIT 1111010100000101
word: SLICEA.K1.INIT 1111011111110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R19C8:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: A0 F5
arc: A1 F7
arc: A2 E1_H01E0001
arc: A3 V02S0501
arc: A4 V02N0101
arc: A5 W1_H02E0701
arc: A7 W1_H02E0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 V02S0301
arc: B4 S1_V02N0701
arc: B5 N1_V02S0701
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D2 W1_H02E0201
arc: D3 N1_V02S0201
arc: D4 H02W0201
arc: D5 H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 F1
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: S1_V02S0301 F3
arc: V01S0100 Q0
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0001101100110011
word: SLICEB.K1.INIT 1010101000001111
word: SLICEB.K0.INIT 1011101110001000
word: SLICEC.K1.INIT 0101011100000000
word: SLICEA.K0.INIT 0111011111110111
word: SLICED.K1.INIT 0101011100000000
word: SLICEA.K1.INIT 0111011111110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C9:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02E0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A1 F7
arc: A3 H02W0701
arc: A5 N1_V01S0100
arc: A7 V02N0101
arc: B2 V02S0301
arc: B3 V02N0101
arc: B5 N1_V02S0501
arc: B7 H02W0101
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H02E0401
arc: C5 V02S0201
arc: C7 H02E0401
arc: CE0 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 V00B0100
arc: D5 S1_V02N0601
arc: D7 V02S0401
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR0 W1_H02E0501
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: S3_V06S0103 F1
arc: V00T0000 F0
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0010000001111111
word: SLICEA.K1.INIT 1111010100000101
word: SLICEB.K1.INIT 0100000001111111
word: SLICEB.K0.INIT 1100110000001111
word: SLICEA.K0.INIT 1111111101011111
word: SLICEC.K1.INIT 0011011100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N3_V06S0203
arc: A2 V00B0000
arc: A3 V00B0000
arc: B2 V02S0101
arc: B3 H00L0000
arc: C2 F4
arc: C3 F4
arc: C4 N1_V02S0201
arc: C5 H02E0401
arc: CLK0 G_HPBX0000
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 V00B0000
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: LSR0 V00T0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: N3_V06N0303 F5
arc: S1_V02S0601 Q6
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C11:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H02W0401
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B3 Q3
arc: B6 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C12:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 N1_V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W3_H06W0203 E1_H01W0000
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A7 H02E0701
arc: B0 H01W0100
arc: B1 Q1
arc: B6 N1_V02S0701
arc: B7 H01E0101
arc: C4 V01N0101
arc: C5 H01E0001
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D4 V02S0601
arc: D5 V01N0001
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 W1_H02E0501
arc: M3 H02W0201
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R20C13:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V02S0701
arc: N3_V06N0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A1 H00R0000
arc: A5 Q5
arc: A6 N1_V02S0101
arc: A7 H00R0000
arc: B1 V00T0000
arc: B4 V00B0100
arc: C0 V02N0401
arc: C1 V02N0601
arc: C4 Q4
arc: C6 H02E0401
arc: C7 S1_V02N0001
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 W1_H02E0201
arc: D7 W1_H02E0001
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F7
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N3_V06N0203 Q4
arc: V00B0100 Q5
arc: V01S0100 F6
arc: W1_H02W0501 Q5
word: SLICEC.K0.INIT 0011110000000000
word: SLICED.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 1111110111110101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010100000000
word: SLICED.K0.INIT 1010111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R20C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06S0303
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02S0701
arc: A3 S1_V02N0701
arc: B0 V02S0301
arc: C2 W1_H02E0601
arc: C4 E1_H02W0601
arc: C6 E1_H02W0601
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 S1_V02N0401
arc: D6 S1_V02N0601
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N3_V06N0003 Q3
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R20C15:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N1_V02S0501
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 W1_H02E0501
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 N1_V02S0701
arc: B6 F3
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR1 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK1
arc: N1_V01N0001 F7
arc: S1_V02S0001 F2
arc: S1_V02S0601 Q6
arc: V01S0100 F1
word: SLICED.K0.INIT 0011001101010101
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R20C16:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 H02E0501
arc: A5 V02N0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 W1_H02E0301
arc: B5 N1_V02S0701
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 S1_V02N0601
arc: D6 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: N1_V01N0101 F0
arc: V00T0100 F3
word: SLICED.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C17:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02W0301
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 F1
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 H02E0201
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR1 V00T0000
arc: N1_V01N0001 F0
arc: S1_V02S0701 F7
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R20C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0701
arc: A1 H02E0501
arc: A2 W1_H02E0501
arc: A4 S1_V02N0101
arc: A6 F7
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B4 H02W0101
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C4 W1_H02E0601
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D7 H00L0100
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0101 F1
arc: S3_V06S0003 F0
arc: V01S0000 F0
word: SLICEC.K0.INIT 1010110010101100
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000001000000010
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1000100010001011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C19:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 S1_V02N0501
arc: A2 H02W0501
arc: A5 V02S0101
arc: A6 V02N0301
arc: A7 F5
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 N1_V02S0101
arc: B5 N1_V02S0501
arc: B6 W1_H02E0101
arc: B7 E1_H02W0301
arc: C0 N1_V02S0601
arc: C4 H02E0401
arc: C5 N1_V02S0001
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 W1_H02E0001
arc: D3 H02W0201
arc: D4 N1_V02S0401
arc: D5 V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0401 F4
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 1010101000110011
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000100000
word: SLICED.K0.INIT 1011101110111011
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0011001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C20:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0701
arc: A1 N1_V02S0501
arc: A4 V02N0101
arc: B0 V00T0000
arc: B2 E1_H02W0101
arc: B3 H01W0100
arc: B5 N1_V01S0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 N1_V02S0001
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D5 V00B0000
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q3
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1000100010111011
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111000011111111
word: SLICED.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 0101101001011010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C21:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 H01E0001
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0501
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A4 H02E0701
arc: A5 N1_V01N0101
arc: A6 F5
arc: A7 N1_V01N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 E1_H01W0100
arc: B4 S1_V02N0501
arc: B5 N1_V01S0000
arc: B6 V00B0100
arc: C0 S1_V02N0601
arc: C1 V02N0401
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: D6 N1_V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0301 F1
arc: E1_H02E0501 Q5
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 F7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0100
arc: M3 H00L0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S3_V06S0003 F0
arc: S3_V06S0303 Q6
arc: V01S0000 Q3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1100110001010101
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1101100011011000
word: SLICED.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1101110111011101
word: SLICEA.K0.INIT 1000100010001011
word: SLICEA.K1.INIT 1011100010111000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R20C22:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V01N0101
arc: A4 H02E0501
arc: A5 V02S0101
arc: A7 E1_H02W0701
arc: B2 W1_H02E0101
arc: B3 V02N0301
arc: B6 V02N0701
arc: C0 V02N0401
arc: C1 H02W0601
arc: C2 V02N0601
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C7 V00B0100
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 V02S0401
arc: D6 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: S3_V06S0103 F1
arc: V01S0100 F0
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1010100010100000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1010111110100000
word: SLICEB.K1.INIT 1100110011111111
word: SLICED.K1.INIT 0101101001011010
word: SLICED.K0.INIT 1111111100110011
word: SLICEA.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C23:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02E0701
arc: A1 W1_H02E0701
arc: A3 V02N0701
arc: A6 N1_V01S0100
arc: A7 H02E0501
arc: B3 E1_H02W0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 V02S0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 E1_H02W0201
arc: D5 H02W0201
arc: D6 S1_V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 F5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N1_V02N0301 F1
arc: N1_V02N0501 F5
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0001 F2
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V00T0000 F2
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1010101010000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111111011000
word: SLICED.K0.INIT 0111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C24:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 N1_V02S0501
arc: A1 H02W0501
arc: A2 F7
arc: A3 F7
arc: A7 V00T0100
arc: B1 V01N0001
arc: B3 N1_V02S0101
arc: B4 H02E0301
arc: B5 V01S0000
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C3 N1_V02S0601
arc: C4 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0001
arc: D3 V02N0201
arc: D4 V02S0401
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q1
arc: S1_V02S0101 Q3
arc: V01S0100 F2
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1100110011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1111000010000000
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111101011101110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C25:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: E3_H06E0203 W3_H06E0103
arc: A1 V02S0701
arc: A2 H02E0701
arc: A3 V02S0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: B1 V02S0101
arc: B2 H02E0301
arc: B3 H01W0100
arc: B4 V02N0501
arc: B5 E1_H02W0301
arc: B6 S1_V02N0701
arc: B7 H02E0101
arc: C1 H00L0000
arc: C3 N1_V01N0001
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 N1_V02S0001
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 V02N0401
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 V01S0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0501 F7
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: V01S0000 Q5
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0011000000100010
word: SLICEB.K1.INIT 0000001011110010
word: SLICED.K0.INIT 0000000100110011
word: SLICEB.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 0000110000001010
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111110011111010
word: SLICED.K1.INIT 0001000000110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C26:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: B4 H02W0101
arc: B5 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 H02W0001
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: S1_V02S0501 Q7
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C27:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: E1_H01E0001 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: C0 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C6 E1_H02W0401
arc: D1 H00R0000
arc: D4 H02E0201
arc: D5 H02E0201
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R20C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 V02N0201
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02W0701
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 H02E0701
arc: B2 H02E0101
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 H02E0101
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C4 S1_V02N0201
arc: C6 V00T0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 H02W0201
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M2 H02E0601
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0601 Q4
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K1.INIT 1110111001000100
word: SLICED.K0.INIT 0000001010100010
word: SLICEC.K0.INIT 0011111100101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C29:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: H01W0100 W3_H06E0303
arc: A0 V02N0701
arc: B2 S1_V02N0301
arc: B7 V02N0501
arc: C0 H00L0100
arc: C2 S1_V02N0601
arc: C7 V00T0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 V00T0100
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0501 F7
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q2
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0011111100001100
word: SLICEB.K0.INIT 0000000011110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C2:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q1
arc: LSR1 V00B0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C30:PLC2
arc: S3_V06S0003 H06E0003
arc: W1_H02W0301 S1_V02N0301

.tile R20C31:PLC2
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203

.tile R20C36:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R20C3:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: H00R0100 H02W0501
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: A1 V02S0701
arc: A2 V02N0501
arc: A6 F7
arc: B1 V02S0101
arc: B2 V01N0001
arc: B6 V00B0100
arc: B7 V02N0701
arc: C1 N1_V01S0100
arc: C2 N1_V02S0601
arc: C6 S1_V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D2 V02N0201
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0101 Q6
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M2 E1_H02W0601
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F0
arc: S1_V02S0501 F7
arc: V00B0000 F6
arc: V01S0000 F7
word: SLICED.K1.INIT 0011000000000000
word: SLICED.K0.INIT 1111011111111111
word: SLICEB.K0.INIT 0000000000000111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C4:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0701 H01E0101
arc: H00L0100 W1_H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02S0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: A1 H00L0100
arc: A2 F5
arc: A3 N1_V02S0501
arc: A5 N1_V02S0301
arc: B1 F3
arc: B2 V02S0301
arc: B5 V02N0501
arc: B6 F3
arc: C1 F4
arc: C2 V02S0401
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 H02W0001
arc: D3 N1_V01S0000
arc: D4 N1_V02S0401
arc: D5 E1_H02W0201
arc: D6 H02E0001
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: LSR0 V00B0000
arc: M0 E1_H02W0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100011111111
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C5:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 H01E0001
arc: A1 F5
arc: A2 E1_H02W0701
arc: A4 W1_H02E0701
arc: A5 V00T0100
arc: A6 H02E0701
arc: A7 V02S0301
arc: B1 H00R0100
arc: B2 H00L0000
arc: B4 V02S0701
arc: B5 V01S0000
arc: B6 V02N0701
arc: B7 H02W0101
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 V02S0201
arc: C7 E1_H02W0401
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D4 H02E0201
arc: D5 H02W0001
arc: D6 W1_H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F2
arc: M2 V00B0000
arc: N1_V01N0101 F2
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S3_V06S0303 F6
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1000110000001100
word: SLICED.K0.INIT 1110000011110000
word: SLICEB.K0.INIT 1101111111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C6:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02S0701
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 H01E0001
arc: A0 E1_H02W0501
arc: A1 S1_V02N0501
arc: A3 H02E0701
arc: B0 V02S0101
arc: B1 F3
arc: B3 V02N0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 V02N0401
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: D3 V00B0100
arc: E1_H02E0201 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 F0
arc: V00T0100 F1
arc: V01S0000 Q1
word: SLICEB.K1.INIT 1000101000001010
word: SLICEA.K1.INIT 1110111111111111
word: SLICEA.K0.INIT 0101111111011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06S0203
arc: A1 H02E0701
arc: A2 V00B0000
arc: A5 F7
arc: A6 H02W0701
arc: A7 V02N0101
arc: B0 V00T0000
arc: B2 H02W0301
arc: B7 W1_H02E0101
arc: C0 V02S0401
arc: C1 N1_V02S0401
arc: C2 H00L0100
arc: C5 H02W0401
arc: C6 N1_V02S0001
arc: C7 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: D5 V02S0401
arc: D6 F2
arc: D7 V02S0601
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: V01S0100 F6
word: SLICEB.K0.INIT 0010000001111111
word: SLICED.K0.INIT 1010000011110101
word: SLICED.K1.INIT 0010000001111111
word: SLICEC.K1.INIT 1111010100000101
word: SLICEA.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C8:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 V02N0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A2 V00B0000
arc: A4 V00T0000
arc: A5 N1_V01S0100
arc: A7 H02W0501
arc: B0 W1_H02E0301
arc: B1 N1_V02S0301
arc: B2 E1_H02W0101
arc: B3 H00R0000
arc: B4 S1_V02N0501
arc: B5 H00R0000
arc: B7 V02N0501
arc: C0 H02E0401
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C3 F4
arc: C4 V02S0001
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: D5 F2
arc: D7 H02E0201
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: W1_H02W0501 F7
word: SLICEB.K0.INIT 0000100001111111
word: SLICEC.K1.INIT 1000100010111011
word: SLICEC.K0.INIT 0010000001111111
word: SLICEB.K1.INIT 1100111100000011
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111001111000000
word: SLICED.K1.INIT 0001000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02N0501
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A3 V00T0000
arc: A6 S1_V02N0301
arc: A7 V02N0301
arc: B1 H02E0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 F3
arc: C0 H02W0601
arc: C1 E1_H02W0401
arc: C2 H02E0401
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 V00B0100
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 F0
arc: D2 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 H02W0201
arc: D5 H02W0001
arc: D6 N1_V02S0601
arc: D7 F2
arc: E1_H02E0401 Q4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F5
arc: V00B0100 Q7
arc: V01S0100 F4
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110100100000
word: SLICEB.K1.INIT 0000100001111111
word: SLICEC.K0.INIT 1111001100000011
word: SLICEB.K0.INIT 0100011100001111
word: SLICED.K1.INIT 1010000010101111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R21C10:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 S3_V06N0103
arc: A1 H01E0001
arc: A5 H02E0701
arc: A6 F5
arc: A7 F5
arc: B2 V02S0101
arc: B6 V00B0100
arc: B7 V00B0100
arc: C3 V02N0601
arc: C6 V02S0201
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V02S0001
arc: D2 H01E0101
arc: D3 H00R0000
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F2
arc: N3_V06N0003 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0103 F2
arc: V00T0100 F3
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R21C11:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 H01E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: A0 H02E0701
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A4 H02W0701
arc: A6 H02W0701
arc: A7 N1_V02S0301
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 V01S0000
arc: B6 N1_V02S0501
arc: C0 V02S0401
arc: C2 S1_V02N0401
arc: C3 N1_V02S0601
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 W1_H02E0201
arc: D3 N1_V01S0000
arc: D4 N1_V02S0601
arc: D5 H02W0201
arc: D6 V02S0601
arc: D7 N1_V02S0401
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0501
arc: LSR1 E1_H02W0501
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0401 F6
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 F4
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 0000000001011111
word: SLICEA.K0.INIT 1010111100000101
word: SLICEB.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1101110110001000
word: SLICED.K0.INIT 1110111001000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C12:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 V02N0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: A1 H02W0701
arc: A3 V02S0501
arc: A4 F7
arc: A5 E1_H01W0000
arc: A6 E1_H01W0000
arc: A7 F5
arc: B2 H02E0101
arc: B3 V02N0101
arc: B4 F3
arc: B6 V00B0000
arc: C0 F6
arc: C2 F6
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 F0
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F5
arc: E1_H02E0001 F0
arc: E1_H02E0401 F4
arc: E1_H02E0501 Q7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000010100000101
word: SLICEB.K1.INIT 1011001100110011
word: SLICED.K1.INIT 0000101000000000
word: SLICEB.K0.INIT 0011000011110000
word: SLICEC.K0.INIT 0000110000001000
word: SLICED.K0.INIT 0000000000010010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R21C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: A1 V02S0701
arc: A4 H02W0701
arc: A5 H02E0501
arc: A6 F5
arc: B1 W1_H02E0301
arc: B4 V02S0701
arc: B5 V00B0100
arc: B7 E1_H02W0301
arc: C1 H02W0601
arc: C5 W1_H02E0601
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D4 H02E0001
arc: D5 V02N0401
arc: D6 N1_V02S0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F7
arc: H01W0000 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V01S0000 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1111111111110011
word: SLICEC.K1.INIT 0000001100000010
word: SLICED.K0.INIT 0101000000000000
word: SLICEC.K0.INIT 0000000001110111
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 1111111110110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C14:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 V02S0701
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0301
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: N3_V06N0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H01E0001
arc: B2 S1_V02N0301
arc: B7 V02N0501
arc: C0 H00L0000
arc: C2 V02S0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 N1_V02S0001
arc: D3 V02N0201
arc: D7 H02W0001
arc: E1_H02E0001 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: V00B0100 F7
arc: V01S0100 F2
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0011000011111100
word: SLICEA.K0.INIT 0000101000000000
word: SLICED.K1.INIT 1100110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C15:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V01N0101
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: A5 V02S0301
arc: A6 N1_V01S0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C7 V02S0001
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: M5 H00R0100
arc: MUXCLK2 CLK1
arc: N1_V01N0001 F0
arc: N1_V02N0301 F3
arc: V01S0000 Q5
arc: V01S0100 F6
word: SLICED.K0.INIT 0100010001110111
word: SLICED.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R21C16:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 S1_V02N0201
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0303 V06N0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 N1_V01N0101
arc: B1 N1_V02S0301
arc: C0 N1_V02S0601
arc: C3 N1_V02S0601
arc: C7 F4
arc: D0 N1_V02S0001
arc: D1 V02S0001
arc: D2 H00R0000
arc: D4 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0501 F7
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: N3_V06N0203 F7
arc: S1_V02S0701 F7
arc: V00B0100 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1010000011111111
word: SLICEC.K0.INIT 0000000010101010
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1111111110001000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R21C17:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00R0000
arc: A2 V02S0501
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: B2 E1_H02W0101
arc: C0 V02S0601
arc: C2 E1_H02W0601
arc: C4 V02S0001
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000101011111010
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1010111100001111
word: SLICEB.K0.INIT 1101100011011000
word: SLICEC.K1.INIT 1111111110100000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R21C18:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: A1 S1_V02N0701
arc: A3 S1_V02N0701
arc: B2 V02S0301
arc: B3 V02S0301
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D5 H00R0100
arc: D7 H00R0100
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: V01S0000 F3
word: SLICEB.K1.INIT 1111111111101110
word: SLICEB.K0.INIT 1111111111001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111110101010
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R21C19:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303
arc: A0 E1_H01E0001
arc: A2 V02S0701
arc: A3 V01N0101
arc: B4 N1_V01S0000
arc: C0 V02N0601
arc: C2 H00L0000
arc: C4 V02N0201
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02S0001
arc: D2 V02S0201
arc: D4 H02E0201
arc: D5 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q5
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N3_V06N0103 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0401 Q6
arc: S3_V06S0103 F2
arc: V01S0000 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q6
word: SLICEB.K0.INIT 0000101011111010
word: SLICEB.K1.INIT 0101010101010101
word: SLICEC.K0.INIT 1111000000110011
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A4 H02W0701
arc: B0 V02N0101
arc: B2 H02W0101
arc: B4 V02S0501
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 N1_V02S0001
arc: D5 H02E0001
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q3
arc: V01S0000 Q4
arc: V01S0100 Q1
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1101100011011000
word: SLICEC.K1.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: H01W0100 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A7 H02W0501
arc: B6 N1_V02S0701
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR0 W1_H02E0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1010101010101010
word: SLICED.K0.INIT 0011001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C22:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02W0101
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0303 N1_V01S0100
arc: A2 H02E0701
arc: A4 V00T0100
arc: B0 H02W0301
arc: B4 E1_H02W0301
arc: C0 H02W0401
arc: C2 N1_V01S0100
arc: C4 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 W1_H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: S1_V02S0501 Q7
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1010101011100010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C23:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H01E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A4 V02N0301
arc: A5 V02N0301
arc: A7 V02S0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D6 N1_V02S0401
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0203 Q7
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICED.K0.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C24:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 N3_V06S0303
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A2 V02S0501
arc: A7 N1_V02S0301
arc: B0 V02N0301
arc: B1 H02E0301
arc: B3 W1_H02E0301
arc: B7 V00T0000
arc: C0 V02S0601
arc: C3 S1_V02N0401
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 V00T0100
arc: D3 V02S0001
arc: D7 V01N0001
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q6
arc: V00T0000 F0
arc: V01S0000 Q7
arc: V01S0100 Q3
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0000000010101010
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000000011110011
word: SLICEA.K1.INIT 0011001100110011
word: SLICED.K1.INIT 0000000000011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V01N0001
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V02S0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q7
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 H01E0101
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: A0 H02W0701
arc: A1 F5
arc: A3 V02N0701
arc: A4 N1_V02S0101
arc: A5 V02N0101
arc: B1 V00T0000
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 H02W0101
arc: C0 V02N0601
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 N1_V02S0601
arc: C5 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 N1_V01S0000
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E1_H02E0201 F0
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: M3 H01W0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0101 F1
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0111000000000000
word: SLICEA.K1.INIT 0000010100010101
word: SLICEC.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111010111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C27:PLC2
arc: E1_H02E0201 V01N0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0301 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 N3_V06S0103
arc: C7 V02S0001
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R21C28:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: A1 V02N0701
arc: C4 V02S0001
arc: D0 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R21C29:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: V00B0100 H02E0701
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: H01W0100 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0203 E1_H01W0000
arc: B0 H02E0301
arc: C0 V02S0401
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0001
arc: F0 F5A_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q6
arc: V00T0000 F0
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R21C2:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003

.tile R21C30:PLC2
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R21C31:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R21C3:PLC2
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 V02S0501
arc: A0 V02S0701
arc: A3 V02S0701
arc: B0 V01N0001
arc: B3 V02N0101
arc: C3 S1_V02N0601
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D3 H00R0000
arc: E1_H02E0201 Q0
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: LSR1 H02W0301
arc: M2 V00T0100
arc: M5 H02W0001
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q7
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C4:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 V06S0203
arc: A0 H02W0501
arc: A1 F5
arc: A2 V02N0501
arc: A3 F7
arc: A4 V02S0101
arc: A5 V02N0101
arc: A6 F7
arc: A7 H02E0701
arc: B0 V02N0101
arc: B1 H02W0101
arc: B2 V02N0101
arc: B3 E1_H02W0101
arc: B5 V02S0501
arc: B7 V02N0701
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 H00L0100
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 E1_H01E0101
arc: C6 V02N0201
arc: C7 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 F0
arc: D2 V02N0201
arc: D3 V00T0100
arc: D4 H02W0001
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0100 F7
word: SLICED.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K0.INIT 0101000010100000
word: SLICEA.K0.INIT 0000000011110010
word: SLICEB.K1.INIT 0111000001010000
word: SLICEB.K0.INIT 1001000011110000
word: SLICEA.K1.INIT 1111110010111000
word: SLICEC.K1.INIT 1110000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C5:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N3_V06S0303
arc: A0 E1_H02W0701
arc: A1 F7
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: A4 F5
arc: A6 H02W0501
arc: A7 H02E0701
arc: B0 V02N0301
arc: B1 H00R0100
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B4 V02N0701
arc: B6 E1_H02W0301
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 V02S0601
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 H00L0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 H02W0201
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D4 H02W0001
arc: D5 E1_H02W0201
arc: D6 W1_H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00T0100 F1
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1011000000110000
word: SLICEB.K1.INIT 1011001100000000
word: SLICED.K1.INIT 1000000011110000
word: SLICEB.K0.INIT 1100010001000100
word: SLICEC.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1111111111011111
word: SLICEA.K1.INIT 1111111110111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C6:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 H06W0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A5 W1_H02E0501
arc: A6 H02E0701
arc: A7 H02E0501
arc: B1 H01W0100
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 S1_V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 N1_V02S0001
arc: C6 V00T0000
arc: C7 H02W0601
arc: CE1 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 H02W0201
arc: D6 H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q6
arc: V01S0000 F5
arc: V01S0100 Q7
word: SLICED.K1.INIT 0101001100110011
word: SLICEC.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1100101011001010
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1000111100000000
word: SLICEC.K1.INIT 0000001000001000
word: SLICEB.K0.INIT 1111111111011111
word: SLICEB.K1.INIT 1111110111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C7:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V06N0103
arc: A1 V02N0701
arc: A3 V00B0000
arc: A4 H02W0701
arc: B0 S1_V02N0101
arc: B1 W1_H02E0301
arc: B2 N1_V02S0301
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B7 F3
arc: C0 V02S0401
arc: C2 V02N0601
arc: C3 S1_V02N0601
arc: C4 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D3 N1_V02S0201
arc: D4 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F4
arc: LSR1 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: S3_V06S0203 F7
word: SLICEB.K1.INIT 0100011100001111
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 1111111110101011
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R21C8:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02W0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: A4 F7
arc: A7 E1_H01W0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0101
arc: B7 W1_H02E0301
arc: C0 H00L0100
arc: C1 H02E0601
arc: C4 S1_V02N0001
arc: C7 N1_V02S0001
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D4 S1_V02N0401
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0101001100110011
word: SLICEC.K0.INIT 1111000001010101
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R21C9:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 F5
arc: A3 V00T0000
arc: A5 V02S0101
arc: A7 N1_V02S0301
arc: B0 F1
arc: B3 N1_V02S0101
arc: B5 H02E0101
arc: B7 F3
arc: C0 E1_H01W0000
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C4 Q4
arc: C5 V00T0100
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 H00L0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 W1_H02E0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N3_V06N0203 F4
arc: S1_V02S0201 F2
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1101100011001100
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 0100011100001111
word: SLICED.K1.INIT 1010001110100011
word: SLICEC.K1.INIT 0100011100001111
word: SLICEB.K0.INIT 1111010100000101
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R22C10:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A1 V02N0501
arc: A2 V00T0000
arc: A5 Q5
arc: A7 H02W0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H00L0000
arc: B3 S1_V02N0101
arc: B6 E1_H02W0101
arc: C1 H02E0601
arc: C3 N1_V01N0001
arc: C5 N1_V02S0001
arc: C6 Q6
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 N1_V02S0001
arc: D3 V02N0001
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: M3 H00R0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: N3_V06N0303 F6
arc: S1_V02S0601 F6
arc: V00T0000 Q2
arc: V01S0100 F3
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1010111110100000
word: SLICEA.K1.INIT 1110001011100010
word: SLICEA.K0.INIT 1011101110001000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C11:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 H02W0601
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02N0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: B0 E1_H02W0101
arc: B4 E1_H02W0301
arc: C0 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 V00T0100
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D4 V02S0601
arc: D5 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 W1_H02E0201
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
arc: V00T0100 Q3
arc: V01S0100 F4
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011000000
word: SLICEC.K0.INIT 0000000000110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R22C12:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 V02S0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02W0501
arc: A5 V02N0101
arc: A6 N1_V01S0100
arc: A7 S1_V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: B6 N1_V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V02S0201
arc: C5 V02S0001
arc: C6 H01E0001
arc: C7 H02E0401
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00B0000
arc: M4 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: S1_V02S0001 F2
arc: V01S0000 F0
arc: V01S0100 F3
arc: W1_H02W0601 F6
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010000010100000
word: SLICED.K0.INIT 1010100000100000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R22C13:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: C7 V02N0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R22C14:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: H01W0100 W3_H06E0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: A0 S1_V02N0701
arc: A5 N1_V01S0100
arc: A6 H02E0501
arc: B0 H01W0100
arc: B2 V02N0101
arc: B3 N1_V02S0101
arc: B4 H02E0301
arc: B5 V02S0701
arc: B6 W1_H02E0301
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C2 W1_H02E0401
arc: C4 N1_V02S0201
arc: C5 E1_H02W0401
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 S1_V02N0001
arc: D4 H00L0100
arc: D6 H02E0001
arc: D7 H02E0201
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0203 F7
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0001000110111011
word: SLICEC.K1.INIT 1101000111010001
word: SLICEB.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1111111110111000
word: SLICED.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C15:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0501
arc: A2 H02E0701
arc: A4 E1_H02W0501
arc: A5 V02S0301
arc: A6 H02W0701
arc: A7 V02S0301
arc: B3 V02S0301
arc: B4 H02W0101
arc: B6 S1_V02N0701
arc: C0 N1_V01S0100
arc: C2 H02W0601
arc: C3 S1_V02N0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02W0001
arc: D2 E1_H02W0201
arc: D3 V02S0001
arc: D4 F0
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0201 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000101000000000
word: SLICED.K0.INIT 1010101000101010
word: SLICEA.K0.INIT 0101000011111010
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1000100010111011
word: SLICEC.K1.INIT 0000000000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R22C16:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0003 W3_H06E0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 V02N0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 S1_V02N0501
arc: C2 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V00T0100
arc: D4 N1_V02S0601
arc: E1_H01E0001 F1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 Q4
arc: V01S0000 Q4
word: SLICEA.K0.INIT 1000100011111111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111111110001000
word: SLICEB.K0.INIT 1100000011000000
word: SLICEB.K1.INIT 1000100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R22C17:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00L0100 V02N0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02S0601
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C4 V02S0001
arc: D0 N1_V01S0000
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 H02W0001
arc: E1_H01E0001 F1
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: S3_V06S0203 F4
arc: V01S0000 F1
word: SLICEC.K0.INIT 0000111111001100
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1111111111000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R22C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: S1_V02S0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02E0501
arc: A2 V02S0701
arc: A3 H02W0501
arc: A4 N1_V01N0101
arc: B1 V00T0000
arc: B4 S1_V02N0701
arc: B6 V02N0501
arc: C1 V02S0401
arc: C2 V02N0601
arc: C4 H02W0401
arc: C6 H02E0401
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 V01S0100
arc: D4 H00R0100
arc: D6 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0100 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M2 V00B0100
arc: M3 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0101 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: W1_H02W0401 Q4
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000101011111010
word: SLICEB.K1.INIT 0101010101010101
word: SLICED.K0.INIT 1100110000001111
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101000000011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R22C19:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0103 N3_V06S0103
arc: E3_H06E0003 W3_H06E0003
arc: A0 E1_H02W0501
arc: A2 F5
arc: A4 S1_V02N0101
arc: A5 H02W0701
arc: A6 F7
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B2 H00R0000
arc: B4 N1_V02S0501
arc: B5 W1_H02E0301
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C1 H02W0401
arc: C2 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 E1_H01E0101
arc: C6 H02W0601
arc: C7 E1_H02W0601
arc: CE0 H02W0101
arc: CE1 V02N0201
arc: CE2 W1_H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0301 Q1
arc: V01S0000 Q6
arc: V01S0100 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1010101000110011
word: SLICEA.K1.INIT 1111000011110000
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000100010001000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000100010001000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R22C20:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: B0 V02S0101
arc: B1 V00B0000
arc: C1 V02N0401
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: E1_H01E0001 F1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H01W0000 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M5 W1_H02E0001
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: S3_V06S0303 Q5
word: SLICEA.K0.INIT 1011101100110011
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R22C21:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A3 H02W0701
arc: A4 F5
arc: A5 N1_V01S0100
arc: A7 H02W0701
arc: B0 S1_V02N0101
arc: B3 H02E0301
arc: B4 N1_V02S0701
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: B7 N1_V02S0501
arc: C0 E1_H02W0401
arc: C3 H02W0601
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 V01S0100
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D5 H02E0201
arc: D6 H00L0100
arc: D7 V02S0401
arc: E1_H01E0001 Q3
arc: E1_H02E0301 F3
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q7
arc: LSR0 H02W0501
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0601 F4
arc: V01S0000 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1111100000000000
word: SLICEB.K1.INIT 1111100000000000
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1111001100000011
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C22:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02S0501
arc: A1 H00R0000
arc: A3 H00L0100
arc: A4 F5
arc: A5 W1_H02E0701
arc: A6 F7
arc: A7 E1_H01W0000
arc: B0 V02S0301
arc: B1 H00R0100
arc: B2 H02E0301
arc: B3 S1_V02N0301
arc: B4 F1
arc: B5 N1_V01S0000
arc: B6 S1_V02N0701
arc: B7 N1_V02S0701
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 H01E0001
arc: C6 F4
arc: C7 V02N0201
arc: CE0 V02S0201
arc: CE2 S1_V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 E1_H02W0001
arc: D3 V00T0100
arc: D4 V00B0000
arc: D5 N1_V02S0401
arc: D6 H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: M4 H02E0401
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q6
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S3_V06S0203 Q7
arc: V00T0000 Q0
arc: V01S0000 F2
word: SLICEA.K0.INIT 1011100010101010
word: SLICEA.K1.INIT 0011001000000010
word: SLICEC.K1.INIT 0101011111011111
word: SLICED.K1.INIT 0100000011000000
word: SLICEC.K0.INIT 0000111100100010
word: SLICED.K0.INIT 0000000101010101
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1110101011101111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C23:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0201
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: A1 H02E0501
arc: A3 H02E0701
arc: A5 W1_H02E0701
arc: A6 E1_H02W0701
arc: A7 H02E0701
arc: B0 F3
arc: B1 V02N0101
arc: B3 S1_V02N0101
arc: B5 V02S0701
arc: B6 W1_H02E0101
arc: B7 H01E0101
arc: C1 N1_V01N0001
arc: C3 V02S0601
arc: C5 N1_V02S0201
arc: C6 Q6
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 N1_V02S0401
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: N1_V02N0601 F6
arc: S1_V02S0101 Q1
arc: S3_V06S0303 Q5
arc: V01S0000 F4
word: SLICEB.K1.INIT 1111100000000000
word: SLICED.K1.INIT 1111100000000000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111011110100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111101111101010
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R22C24:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N3_V06S0103
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S3_V06N0303
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0303 W3_H06E0303
arc: A2 V02S0701
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 N1_V01S0100
arc: A6 F7
arc: A7 V02S0101
arc: B0 H02W0301
arc: B1 S1_V02N0101
arc: B3 H01W0100
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 S1_V02N0501
arc: C0 N1_V02S0401
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q1
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: V01S0000 Q7
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0010101000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C25:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: A0 H01E0001
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A5 H02W0501
arc: A6 W1_H02E0701
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 H02E0101
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H02W0101
arc: B6 E1_H02W0301
arc: B7 V02N0701
arc: C0 E1_H02W0401
arc: C2 N1_V02S0401
arc: C3 W1_H02E0601
arc: C5 S1_V02N0201
arc: C6 H02W0601
arc: C7 N1_V02S0201
arc: CE0 W1_H02E0101
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00L0000
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q1
arc: S1_V02S0401 F6
arc: S3_V06S0103 Q1
word: SLICEA.K0.INIT 1101100011011000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0111000000000000
word: SLICEC.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 0001111110111111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C26:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: A4 E1_H01W0000
arc: A5 Q5
arc: A6 S1_V02N0301
arc: A7 F5
arc: B0 V00T0000
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B4 N1_V01S0000
arc: B5 F3
arc: B6 V02N0701
arc: B7 V00B0100
arc: C0 S1_V02N0601
arc: C2 E1_H02W0601
arc: C3 S1_V02N0401
arc: C4 H01E0001
arc: C5 H02E0601
arc: C6 F4
arc: C7 E1_H01E0101
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0501 Q7
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111111100001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0100110000000000
word: SLICED.K1.INIT 0001000001010101
word: SLICEB.K0.INIT 1111000011011000
word: SLICEC.K0.INIT 0111000000000000
word: SLICED.K0.INIT 0000000100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R22C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 V02S0201
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 W1_H02E0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02N0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: C4 V02N0201
arc: C5 V02N0201
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D6 V02S0401
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M6 W1_H02E0401
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R22C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 E1_H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: A7 S1_V02N0301
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R22C29:PLC2
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 S1_V02N0001
arc: H01W0000 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: B0 S1_V02N0301
arc: B3 S1_V02N0101
arc: C0 H00L0100
arc: C3 S1_V02N0401
arc: D0 W1_H02E0201
arc: D1 V01S0100
arc: D3 H02E0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 V00B0000
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R22C2:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 E3_H06W0203

.tile R22C30:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: H01W0000 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303

.tile R22C32:PLC2
arc: S3_V06S0303 H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103

.tile R22C33:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R22C36:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R22C39:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R22C3:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02W0701
arc: W1_H02W0601 V06S0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 H02W0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: D2 V02S0001
arc: D3 W1_H02E0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
word: SLICEA.K0.INIT 0100010001000100
word: SLICEA.K1.INIT 1110111011101110
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0101010111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R22C42:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R22C4:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0701
arc: V00T0100 H02W0301
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 E3_H06W0303
arc: A0 V02S0701
arc: A1 H02W0701
arc: A2 V02S0501
arc: A4 F5
arc: A5 H02E0501
arc: A7 E1_H02W0501
arc: B0 E1_H01W0100
arc: B1 E1_H02W0301
arc: B2 F3
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: B7 V00T0000
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 H02E0401
arc: C6 F4
arc: C7 F4
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D4 E1_H01W0100
arc: D5 V02N0401
arc: D7 V02S0401
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: S1_V02S0301 F1
arc: V00T0000 F2
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0010000000000000
word: SLICEB.K1.INIT 1111000000001111
word: SLICEB.K0.INIT 0100010001001100
word: SLICEC.K0.INIT 0000000001111111
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111101011111011
word: SLICEA.K0.INIT 1111110011111000
word: SLICEA.K1.INIT 0000000000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R22C5:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 V06S0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0201
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V06S0203
arc: A1 E1_H02W0501
arc: A5 H02W0701
arc: A6 H02E0501
arc: A7 H02E0701
arc: B1 V02N0301
arc: B2 H02W0101
arc: B3 H02W0101
arc: B5 W1_H02E0101
arc: B6 H02W0101
arc: B7 H02W0301
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D5 H00R0100
arc: D6 F0
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR0 V00T0100
arc: M0 W1_H02E0601
arc: M2 H02E0601
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
arc: V00T0100 F1
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0100010001010000
word: SLICED.K1.INIT 1000111111101010
word: SLICEA.K1.INIT 1101111111111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1100000011111111
word: SLICED.K0.INIT 0101010101010100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R22C6:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E1_H02W0701
arc: A1 V02S0701
arc: A2 S1_V02N0701
arc: A4 F7
arc: A5 F7
arc: A6 V02S0301
arc: A7 S1_V02N0301
arc: B1 E1_H01W0100
arc: B5 V02S0501
arc: B6 H02W0301
arc: B7 H02E0301
arc: C1 H02W0401
arc: C3 V02S0601
arc: C5 H01E0001
arc: C6 V02S0201
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D1 H02W0001
arc: D2 H02E0001
arc: D3 N1_V01S0000
arc: D5 V02S0401
arc: D6 S1_V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q1
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICED.K0.INIT 0010000001111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000001010101
word: SLICED.K1.INIT 0000000000010011
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111111110101011
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R22C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02S0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H02W0701
arc: A3 H00L0100
arc: A4 V00B0000
arc: A7 N1_V02S0101
arc: B1 H02W0101
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 S1_V02N0701
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 F4
arc: C2 H00L0000
arc: C3 H02W0401
arc: C4 V00T0100
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 H02E0001
arc: D2 H02W0001
arc: D3 E1_H02W0201
arc: D4 H00L0100
arc: D5 V02S0401
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: S3_V06S0303 F5
arc: W1_H02W0001 Q2
word: SLICEC.K0.INIT 0010011100001111
word: SLICEA.K1.INIT 1100111100000011
word: SLICEB.K1.INIT 0001101100110011
word: SLICED.K1.INIT 1000100010111011
word: SLICEC.K1.INIT 1111111100111111
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R22C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A3 V00T0000
arc: A5 H02E0701
arc: B1 F3
arc: B3 N1_V02S0101
arc: C0 S1_V02N0401
arc: C1 V02N0401
arc: C3 H02W0401
arc: C4 Q4
arc: CE0 H00L0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H00R0000
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: E1_H02E0001 Q0
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 F4
arc: S3_V06S0303 F5
word: SLICEB.K1.INIT 0100011100001111
word: SLICEA.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R22C9:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: A0 N1_V02S0501
arc: A2 V02N0701
arc: A4 H02E0501
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B0 V00B0000
arc: B2 V02S0101
arc: B6 V00B0100
arc: C0 H00L0000
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CE0 W1_H02E0101
arc: CE1 H02E0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D2 V02N0201
arc: D3 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 H02W0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M1 H00L0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00T0000 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111010010110000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEC.K0.INIT 1010000010100000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C10:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 W1_H02E0701
arc: A5 V00T0000
arc: B0 F1
arc: B1 H02E0101
arc: B2 V02S0301
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: C0 H02E0601
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: C6 Q6
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 N1_V02S0601
arc: D5 V02N0401
arc: D6 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: N3_V06N0303 F6
arc: S3_V06S0003 F3
arc: V01S0100 F4
arc: W1_H02W0101 Q1
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100101011001100
word: SLICEA.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1110111000100010
word: SLICED.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C11:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: A0 S1_V02N0701
arc: A2 H02E0501
arc: A5 N1_V01N0101
arc: A7 H02W0701
arc: B0 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 H02W0101
arc: B6 V01S0000
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C5 V02S0201
arc: C6 H02E0401
arc: C7 H02W0401
arc: CE1 H00L0000
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D2 H02W0001
arc: D5 H02W0001
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 F7
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0303 Q6
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: V00T0100 Q3
arc: V01S0000 F2
arc: V01S0100 Q6
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 0000111100001111
word: SLICED.K0.INIT 1100000011001111
word: SLICEA.K0.INIT 0101110001011100
word: SLICED.K1.INIT 0000000011110100
word: SLICEB.K0.INIT 1010101100000001
word: SLICEC.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C12:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 H02W0501
arc: A5 V02S0101
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 V02N0701
arc: B6 F3
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 N1_V02S0201
arc: C5 N1_V02S0001
arc: C7 V02S0001
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR1 V00B0100
arc: N1_V01N0101 F1
word: SLICED.K0.INIT 0101010100110011
word: SLICED.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R23C13:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 V01N0101
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A6 N1_V01N0101
arc: A7 H02E0501
arc: B4 V02N0701
arc: B6 H01E0101
arc: C0 H00L0100
arc: C1 H02E0401
arc: C4 H02E0401
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 H02W0001
arc: D6 H02E0201
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0501 F7
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICEC.K0.INIT 1111000000110011
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0001000110111011
word: SLICEA.K0.INIT 1010000011111111
word: SLICED.K1.INIT 1111010111110101
word: SLICEA.K1.INIT 1111101011110000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R23C14:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: B1 V00B0000
arc: B4 W1_H02E0101
arc: B6 N1_V02S0701
arc: C0 F4
arc: C1 H02W0601
arc: C4 S1_V02N0201
arc: C6 F4
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 H00L0100
arc: D5 V02S0601
arc: D6 E1_H01W0100
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1010111100001111
word: SLICED.K0.INIT 1100111100000011
word: SLICEC.K0.INIT 0011001111110000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111100011111000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R23C15:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0401 W3_H06E0203
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V06S0303
arc: A0 H02E0501
arc: A4 V00B0000
arc: B2 V02N0301
arc: B5 H02W0101
arc: B6 V00T0000
arc: C0 H02W0601
arc: C2 H02W0401
arc: C4 V02S0201
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V02S0201
arc: D3 H02W0001
arc: D4 H02E0201
arc: D6 V02S0401
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: V00B0000 F6
arc: V00T0100 Q3
arc: V01S0000 F2
arc: V01S0100 F6
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010000010101111
word: SLICEC.K1.INIT 1100110011001100
word: SLICED.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1111010100000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R23C16:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 W1_H02E0701
arc: A6 N1_V02S0101
arc: A7 N1_V01N0101
arc: B6 N1_V02S0501
arc: C0 W1_H02E0401
arc: C1 F6
arc: C3 W1_H02E0401
arc: C4 V01N0101
arc: C6 E1_H02W0401
arc: C7 N1_V02S0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D6 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M4 H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0701 F7
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1010000011111111
word: SLICED.K1.INIT 0000101000001010
word: SLICED.K0.INIT 1000100010001011
word: SLICEB.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R23C17:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 H01E0101
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H01E0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0501
arc: A2 H01E0001
arc: A4 H02E0501
arc: A5 W1_H02E0501
arc: A7 F5
arc: B0 V02N0301
arc: B2 H01W0100
arc: B4 V01S0000
arc: B5 V02S0501
arc: B7 V00T0000
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 V01N0101
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 V02S0001
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D7 H02E0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q6
arc: N3_V06N0003 Q3
arc: S3_V06S0003 F0
arc: S3_V06S0303 Q6
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1100110001010101
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0010101000000000
word: SLICEC.K0.INIT 1010101100000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R23C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A5 V02S0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: C1 V02S0601
arc: C5 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D5 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F1
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0401 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1000100011111111
word: SLICEC.K1.INIT 0010101000000000
word: SLICEA.K1.INIT 1111100011111000
word: SLICEB.K0.INIT 1000100010001000
word: SLICEB.K1.INIT 1000100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R23C19:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W1_H02E0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: C6 N1_V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0100 Q7
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICED.K0.INIT 0000111100001111
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R23C20:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 V06S0003
arc: A3 H02E0501
arc: A5 V02N0101
arc: B0 V00B0000
arc: B3 V02S0301
arc: B5 V02S0701
arc: B6 H02E0101
arc: C0 H02E0601
arc: C3 N1_V01N0001
arc: C5 V00B0100
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02W0001
arc: D3 V02S0001
arc: D5 V02S0601
arc: D6 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 H02W0601
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0601 F6
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V00B0100 Q7
arc: V01S0100 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C21:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: A0 E1_H02W0501
arc: A2 F7
arc: A3 N1_V02S0501
arc: A4 V00B0000
arc: A7 V02N0301
arc: B0 H02W0101
arc: B3 H01W0100
arc: B4 V02N0701
arc: B7 V02S0701
arc: C0 F4
arc: C3 E1_H02W0401
arc: C4 H01E0001
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 V00T0100
arc: D4 V02S0401
arc: D7 N1_V02S0401
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0301
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: V01S0000 F2
arc: V01S0100 Q5
word: SLICED.K1.INIT 1111100000000000
word: SLICEC.K0.INIT 0100000011000000
word: SLICEA.K0.INIT 1010101100000001
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1110110011111101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C22:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02S0701
arc: A3 N1_V02S0701
arc: A4 H02E0701
arc: A6 H00L0000
arc: B0 V02N0101
arc: B3 S1_V02N0301
arc: B4 V02N0501
arc: B6 S1_V02N0701
arc: C0 H02E0401
arc: C1 N1_V02S0401
arc: C2 F4
arc: C3 F4
arc: C4 S1_V02N0201
arc: C6 V00T0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: D6 N1_V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q5
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0701 Q5
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000000000001111
word: SLICED.K0.INIT 1100110010000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1111000010000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111101011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C23:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0201
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H01W0100
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A1 E1_H02W0701
arc: A2 H02W0701
arc: A3 W1_H02E0701
arc: A5 F7
arc: A7 W1_H02E0701
arc: B0 F3
arc: B1 F3
arc: B3 H00L0000
arc: B5 N1_V02S0701
arc: B7 S1_V02N0701
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 N1_V02S0601
arc: C4 E1_H01E0101
arc: C5 S1_V02N0201
arc: C7 V00T0000
arc: CE0 W1_H02E0101
arc: CE1 H02W0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 V02N0201
arc: D5 H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H01E0001
arc: M1 E1_H02W0001
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q6
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1111100000000000
word: SLICEB.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1111000010000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111010111010
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111011001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C24:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06S0203
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A1 H02W0501
arc: A2 V00B0000
arc: A4 F7
arc: A6 E1_H01W0000
arc: A7 H00L0000
arc: B1 V02S0101
arc: B2 V02N0301
arc: B4 H02W0101
arc: B6 S1_V02N0501
arc: B7 V01S0000
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C4 V02S0201
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H02E0201
arc: D2 H00R0000
arc: D4 V02S0401
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0601 F6
arc: S1_V02S0401 Q6
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 F0
word: SLICEB.K0.INIT 1110101000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000100010001000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111011110010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C25:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0100 H02W0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: S1_V02S0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02S0701
arc: A1 F5
arc: A2 F7
arc: A3 V02N0701
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 Q7
arc: B0 N1_V02S0301
arc: B1 V02S0301
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 V00B0100
arc: B5 N1_V02S0701
arc: B6 V00B0000
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 H02W0401
arc: C6 F4
arc: C7 E1_H02W0401
arc: CE0 N1_V02S0201
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 V01S0100
arc: D2 H02E0201
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 F2
arc: D7 V02N0601
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N3_V06N0003 F3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1011100010101010
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000100010001000
word: SLICEC.K0.INIT 0010011100100010
word: SLICED.K0.INIT 0000000000110111
word: SLICEB.K1.INIT 0000001000001111
word: SLICEC.K1.INIT 0011011111110111
word: SLICEA.K1.INIT 0000001011001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C26:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: S3_V06S0103 W3_H06E0103
arc: A0 H00L0000
arc: A1 N1_V02S0501
arc: A2 V02N0501
arc: A3 V02S0701
arc: A4 F5
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 F3
arc: B1 E1_H02W0301
arc: B2 H01W0100
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B7 V00T0000
arc: C0 F4
arc: C1 W1_H02E0601
arc: C2 H02E0601
arc: C3 V02S0601
arc: C4 S1_V02N0001
arc: C5 W1_H02E0601
arc: C7 S1_V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: D3 F2
arc: D4 V01N0001
arc: D5 W1_H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: H01W0100 Q5
arc: LSR1 H02E0501
arc: M5 H02E0001
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0401 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0100110000000000
word: SLICEC.K0.INIT 0001110100001100
word: SLICEA.K0.INIT 0000000100110011
word: SLICEC.K1.INIT 0101010000010000
word: SLICEA.K1.INIT 0101010000010000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1110111011111010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R23C27:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02W0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: C4 V02S0201
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R23C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: E3_H06E0203 W3_H06E0203
arc: B4 H02W0301
arc: B5 H02W0301
arc: C6 H02W0601
arc: C7 N1_V02S0201
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: V01S0100 F3
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
word: SLICED.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R23C29:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02N0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V06S0303
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A2 V02N0501
arc: A3 E1_H02W0701
arc: B0 V01N0001
arc: B2 F3
arc: B3 H02E0101
arc: B5 F3
arc: C0 H02E0601
arc: C3 E1_H02W0601
arc: C5 H02E0601
arc: D0 S1_V02N0201
arc: D1 F2
arc: D2 H02E0001
arc: D3 H02E0201
arc: D5 V01N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 0011011100110010
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0101010111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R23C2:PLC2
arc: E1_H02E0201 V06S0103
arc: N1_V02N0301 H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 H06W0003
arc: B0 S1_V02N0101
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 S1_V02N0001
arc: D4 V02S0601
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0101 F1
arc: S1_V02S0601 F4
arc: V01S0000 Q0
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1111001100110011
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R23C30:PLC2
arc: S1_V02S0101 H02E0101
arc: W1_H02W0301 V06S0003

.tile R23C31:PLC2
arc: W1_H02W0601 S1_V02N0601
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R23C32:PLC2
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203

.tile R23C33:PLC2
arc: S3_V06S0103 N1_V01S0100

.tile R23C34:PLC2
arc: S1_V02S0101 V01N0101
arc: E1_H02E0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R23C35:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103

.tile R23C36:PLC2
arc: E1_H02E0401 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: S1_V02S0401 W1_H02E0401

.tile R23C37:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: S1_V02S0401 H02E0401

.tile R23C39:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W1_H02E0301

.tile R23C3:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02E0001
arc: S3_V06S0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: A2 V02N0701
arc: B6 N1_V02S0701
arc: C0 F6
arc: C4 V02N0001
arc: C6 V01N0101
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 H02E0001
arc: D4 V02S0601
arc: D6 E1_H02W0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0601 F4
arc: S3_V06S0303 F6
arc: V00T0100 F1
word: SLICED.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1010101010101111
word: SLICEB.K0.INIT 1111111110101010
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R23C40:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303

.tile R23C41:PLC2
arc: S1_V02S0401 W3_H06E0203

.tile R23C42:PLC2
arc: S1_V02S0501 W1_H02E0501

.tile R23C4:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: V00T0100 V02S0501
arc: B3 V02S0301
arc: C3 V02S0401
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D3 V02S0201
arc: F2 F5B_SLICE
arc: H01W0000 Q6
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: V00T0000 F2
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000110000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R23C5:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: V00T0000 V02N0601
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: B6 W1_H02E0301
arc: C6 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F0
arc: S3_V06S0003 Q0
arc: V01S0100 F0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0000110000001100
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R23C6:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 H02W0301
arc: H00R0100 V02S0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06W0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: A0 H02W0701
arc: A2 H00L0100
arc: A3 F5
arc: A5 S1_V02N0101
arc: B0 H02E0301
arc: B1 V00B0000
arc: B2 N1_V02S0301
arc: B4 N1_V01S0000
arc: B5 H02W0301
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 F2
arc: D2 W1_H02E0201
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0001 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S3_V06S0303 Q6
arc: V01S0000 F1
word: SLICEC.K1.INIT 0001110101010101
word: SLICEB.K1.INIT 1111010100000101
word: SLICEB.K0.INIT 0000011110001111
word: SLICEA.K1.INIT 1100000011001111
word: SLICEC.K0.INIT 1111001100000011
word: SLICEA.K0.INIT 1111111111011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R23C7:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: A1 S1_V02N0701
arc: A4 F5
arc: A5 H02E0701
arc: B1 V02N0301
arc: B5 H02E0301
arc: C1 V02N0401
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: C7 H02W0601
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D4 H00R0100
arc: D5 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M5 H00L0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F7
arc: N3_V06N0203 F7
arc: V01S0000 Q5
word: SLICEC.K1.INIT 0011010101010101
word: SLICEC.K0.INIT 1111010100000101
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111101011101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C8:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A2 H02E0701
arc: A4 V00T0100
arc: A7 N1_V01N0101
arc: B0 V00B0000
arc: B2 V02N0301
arc: B4 V02N0701
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: C4 N1_V02S0001
arc: C7 F4
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 N1_V01S0000
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: M4 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0201 Q2
arc: V00B0000 Q4
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F0
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0100000001111111
word: SLICED.K1.INIT 1010111100000101
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111110111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R23C9:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V02S0501
arc: A0 H02W0501
arc: A1 H00L0000
arc: A2 H00L0100
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: A7 N1_V01S0100
arc: B2 V02N0301
arc: B3 N1_V02S0101
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C3 H02E0401
arc: C4 Q4
arc: C5 H02E0401
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE1 W1_H02E0101
arc: CE2 E1_H02W0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 W1_H02E0201
arc: D5 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0401 F4
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S3_V06S0303 F5
arc: V00T0000 Q0
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 0100110101001100
word: SLICEC.K0.INIT 1010101011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02N0701
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02E0701
arc: A3 V00T0000
arc: A4 V00T0000
arc: A5 H02E0501
arc: A7 V02N0301
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 S1_V02N0301
arc: B3 V01N0001
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 H02E0301
arc: B7 V02N0701
arc: C0 H02E0401
arc: C2 H02W0401
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02W0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: D7 V00B0000
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: V01S0000 F6
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: B0 E1_H01W0100
arc: B2 H02E0101
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 N1_V02S0501
arc: B7 S1_V02N0501
arc: C0 N1_V02S0401
arc: C1 V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 V02N0001
arc: D0 V01S0100
arc: D2 V02N0201
arc: D3 V02S0201
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 H02W0601
arc: M4 V00B0100
arc: N1_V02N0001 F0
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000110011111100
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K1.INIT 0000000000101010
word: SLICEB.K0.INIT 0000000000101010
word: SLICED.K0.INIT 0000110011001100
word: SLICED.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 0000000000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R24C12:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: E1_H02E0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 S1_V02N0201
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 H02W0001
arc: D7 F2
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: M1 E1_H02W0001
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: V01S0000 Q1
arc: V01S0100 F6
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000001111001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0003 V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0701
arc: A2 H02W0501
arc: A6 N1_V02S0101
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 V02S0101
arc: B4 H00R0000
arc: B6 W1_H02E0101
arc: C0 H02E0401
arc: C4 H02E0401
arc: C6 V00B0100
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D2 N1_V01S0000
arc: D3 V00T0100
arc: D4 H02W0201
arc: D6 V02N0401
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N3_V06N0303 F6
arc: S1_V02S0101 F1
arc: V01S0000 F1
arc: W1_H02W0201 Q0
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0111011100100010
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1100000011001111
word: SLICEA.K0.INIT 1111001100000011
word: SLICEA.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1000101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C14:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0001
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 H01E0001
arc: A4 V02N0101
arc: A6 N1_V02S0101
arc: B4 H00L0000
arc: C0 H02E0401
arc: C2 S1_V02N0601
arc: C4 N1_V02S0001
arc: C6 N1_V02S0201
arc: CE0 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D3 H02E0201
arc: D5 H02W0001
arc: D6 H02W0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F6
word: SLICEC.K0.INIT 1010001110100011
word: SLICEC.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R24C15:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0701
arc: A2 V02S0501
arc: A3 V02S0501
arc: B0 E1_H02W0301
arc: B5 V01S0000
arc: B6 V01S0000
arc: C0 H00L0100
arc: C1 H00R0100
arc: C5 N1_V02S0001
arc: C6 V00T0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D5 V02N0401
arc: D6 V02S0601
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: S1_V02S0501 F5
arc: V01S0100 F6
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1111101010101010
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R24C16:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 V06N0203
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 N3_V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02S0501
arc: A2 V00B0000
arc: A3 V00B0000
arc: A5 F7
arc: A7 Q7
arc: B0 V00B0000
arc: B1 V00B0000
arc: B5 V01S0000
arc: B7 N1_V02S0501
arc: C0 S1_V02N0401
arc: C5 S1_V02N0201
arc: C7 V00T0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D5 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
word: SLICEA.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0111000001110000
word: SLICEC.K1.INIT 0011000100010001
word: SLICEA.K1.INIT 1110111010101010
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R24C17:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: A4 V02N0101
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: A7 F5
arc: B0 V02S0101
arc: B1 V02S0101
arc: B4 H02W0101
arc: B5 H02E0101
arc: B6 H02W0101
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 H02W0201
arc: D6 S1_V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N3_V06N0203 F4
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111111000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0101010111001111
word: SLICED.K1.INIT 1101000001010000
word: SLICEA.K1.INIT 1111111111000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R24C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: A0 S1_V02N0701
arc: A1 V02S0701
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 E1_H02W0701
arc: B1 S1_V02N0301
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 E1_H02W0101
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 V02S0601
arc: C1 N1_V01N0001
arc: C2 V02S0401
arc: C3 W1_H02E0601
arc: C4 H02W0601
arc: C5 V00T0000
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: N1_V02N0201 Q0
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: S3_V06S0103 Q2
arc: V01S0000 Q7
arc: W1_H02W0001 F0
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000000010001
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C19:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0103 W3_H06E0103
arc: A0 H01E0001
arc: A2 V02S0501
arc: A3 V02N0701
arc: A4 H02E0501
arc: A5 E1_H02W0501
arc: A6 H02W0501
arc: A7 H02E0501
arc: B0 N1_V02S0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 V02N0501
arc: B6 H02E0101
arc: B7 H02E0101
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 H02E0401
arc: C6 H02W0401
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D2 N1_V02S0201
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0701 Q5
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q1
arc: V01S0100 Q6
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1000100010111011
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1010000011110101
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R24C20:PLC2
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 N1_V02S0401
arc: D5 N1_V02S0401
arc: D6 H00L0100
arc: D7 V02S0601
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R24C21:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: H00L0100 H02E0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V02S0101
arc: B3 Q3
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 V00T0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C22:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A5 Q5
arc: A6 H02W0701
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: W1_H02W0601 Q4
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C23:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 H01E0101
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q2
arc: S3_V06S0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0303 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0201 Q0
arc: N1_V02N0501 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C25:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A4 N1_V01N0101
arc: A5 V02N0101
arc: B0 V00T0000
arc: B1 Q1
arc: B5 E1_H02W0101
arc: C4 V00B0100
arc: C5 F4
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 F5
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1010101011110011
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C26:PLC2
arc: H00L0000 H02W0201
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 E1_H02W0701
arc: A0 V02N0501
arc: A1 S1_V02N0701
arc: A2 W1_H02E0501
arc: A5 H02E0701
arc: A6 F7
arc: A7 H00L0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 H02W0301
arc: B3 N1_V02S0101
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 H01E0101
arc: D2 V00B0100
arc: D3 V02S0001
arc: D5 W1_H02E0201
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: V01S0000 Q1
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0101001111111111
word: SLICEA.K1.INIT 1111101100001000
word: SLICEA.K0.INIT 1010111010100010
word: SLICEB.K0.INIT 0011001101010101
word: SLICEB.K1.INIT 1100110011111111
word: SLICED.K1.INIT 0100111001011111
word: SLICED.K0.INIT 1101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C27:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 S1_V02N0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: B0 V02S0301
arc: B2 W1_H02E0101
arc: C0 W1_H02E0401
arc: C2 V02N0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 S1_V02N0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 F2
arc: N3_V06N0003 Q0
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1110001011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C28:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 V02S0701
arc: A2 V02S0701
arc: A4 N1_V01N0101
arc: A5 F7
arc: B0 V02S0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B4 H02W0101
arc: B7 S1_V02N0701
arc: C0 H00R0100
arc: C1 V02N0601
arc: C3 F4
arc: C5 V02N0001
arc: C7 S1_V02N0201
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D4 H00R0100
arc: D5 H01W0000
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M2 V00B0000
arc: N1_V01N0001 F1
arc: N1_V02N0001 F0
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
word: SLICEC.K0.INIT 1100110010101010
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1110111001000100
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K1.INIT 0011001100001111
word: SLICEA.K1.INIT 0001000010110000
word: SLICEC.K1.INIT 1010111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R24C29:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 N3_V06S0103
arc: A1 H02E0501
arc: A6 N1_V01N0101
arc: B4 V01S0000
arc: B6 N1_V01S0000
arc: C1 V02N0601
arc: C4 S1_V02N0201
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D4 V02S0401
arc: D6 V02S0401
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F0
arc: M0 V00T0000
arc: N1_V01N0001 F6
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
word: SLICEC.K0.INIT 0000111111001100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0101111101010000
word: SLICED.K0.INIT 1100110010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R24C2:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0000 V02S0601
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 V00T0000
arc: A6 V02N0301
arc: B0 V02S0301
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B5 S1_V02N0501
arc: CLK0 G_HPBX0000
arc: LSR1 V00B0100
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C30:PLC2
arc: S1_V02S0701 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103

.tile R24C31:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0203 E3_H06W0203

.tile R24C32:PLC2
arc: E1_H02E0501 N1_V02S0501

.tile R24C33:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601

.tile R24C34:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0103 E1_H02W0201

.tile R24C35:PLC2
arc: S1_V02S0401 W1_H02E0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701

.tile R24C36:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0201 V02N0201

.tile R24C37:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: S1_V02S0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02N0501
arc: A1 V02N0501
arc: A4 V02N0101
arc: B0 V02N0301
arc: B4 H02E0101
arc: C1 H02E0401
arc: C4 V01N0101
arc: D0 V01S0100
arc: D1 V01S0100
arc: D4 V02N0601
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0000
arc: N3_V06N0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0101010100110011
word: SLICEA.K1.INIT 0000010100001111
word: SLICEC.K0.INIT 0010001111101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R24C39:PLC2
arc: E1_H02E0201 W1_H02E0701

.tile R24C3:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06W0303
arc: V00T0100 H02E0301
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: LSR1 E1_H02W0301
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0401 Q6
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C40:PLC2
arc: S1_V02S0401 H06E0203

.tile R24C41:PLC2
arc: S1_V02S0201 W1_H02E0201

.tile R24C43:PLC2
arc: S1_V02S0401 W3_H06E0203

.tile R24C4:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 E1_H02W0201
arc: W3_H06W0103 E1_H02W0201
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C6:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: W1_H02W0201 Q2
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C7:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02N0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 E1_H02W0301
arc: A3 H02W0501
arc: A5 V02S0301
arc: A7 F5
arc: B2 S1_V02N0301
arc: B3 H02W0301
arc: B4 F3
arc: B5 H00L0000
arc: B6 N1_V02S0501
arc: B7 V02S0701
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 H02W0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 H00R0100
arc: E1_H01E0001 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F0
arc: N3_V06N0103 F2
arc: S1_V02S0401 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0100000001111111
word: SLICEC.K0.INIT 1111001100000011
word: SLICEC.K1.INIT 0000100001111111
word: SLICED.K1.INIT 1100010111000101
word: SLICEA.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1100110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C8:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: A4 V00B0000
arc: A6 V00T0100
arc: A7 V02S0301
arc: B3 V01N0001
arc: B4 H00L0000
arc: B6 V00T0000
arc: B7 H02W0101
arc: C3 V02S0401
arc: C4 V02N0001
arc: C6 N1_V02S0201
arc: C7 F4
arc: D3 V02N0201
arc: D4 H00L0100
arc: D6 V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: N3_V06N0203 F7
arc: V01S0000 F6
arc: V01S0100 F6
word: SLICED.K0.INIT 1110101010101010
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1000101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C9:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: A0 S1_V02N0501
arc: A1 E1_H02W0701
arc: A2 V02S0701
arc: A3 W1_H02E0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 H02W0501
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B1 H02W0301
arc: B2 V02N0101
arc: B4 W1_H02E0301
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C3 V02N0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 F2
arc: D5 E1_H01W0100
arc: D6 S1_V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEA.K1.INIT 1010101011100010
word: SLICEA.K0.INIT 1110010011110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1000110000001100
word: SLICEC.K1.INIT 1000000011110000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R26C10:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E1_H02W0401
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V02S0301
arc: A5 V00B0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0601
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0303 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: N1_V02N0401 W3_H06E0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 H02W0101
arc: B6 H02E0101
arc: B7 F3
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C6 V00T0100
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 F2
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0101 F6
arc: S1_V02S0301 F1
arc: V01S0100 F0
word: SLICED.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C12:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 N1_V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 W1_H02E0301
arc: B5 H00L0000
arc: B7 N1_V02S0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 W1_H02E0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 H02W0301
arc: M2 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 F2
arc: N3_V06N0103 Q2
arc: S1_V02S0401 F6
arc: V00B0100 F7
arc: V01S0100 F0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0101010100001111
word: SLICED.K1.INIT 1100111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C13:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 W1_H02E0001
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: E1_H02E0301 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 E1_H01W0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0301
arc: B5 H00R0000
arc: B7 F3
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 H02W0601
arc: C7 H02W0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 F0
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: N3_V06N0303 F6
word: SLICED.K1.INIT 0000001111110011
word: SLICED.K0.INIT 0101000001011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 V02S0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 H01E0101
arc: B7 F1
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00B0100
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 W1_H02E0001
arc: D5 V00B0000
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F3
arc: LSR1 V00T0100
arc: N1_V01N0001 F6
arc: N3_V06N0203 F7
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000111100110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C15:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A3 S1_V02N0501
arc: A5 Q5
arc: A6 V00T0100
arc: A7 V02N0101
arc: B0 E1_H02W0301
arc: B2 H02W0101
arc: B3 N1_V02S0101
arc: B5 S1_V02N0501
arc: B6 F3
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 E1_H02W0001
arc: D5 V02S0401
arc: D6 H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0601 F6
arc: V01S0100 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1100000011001111
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000000000010101
word: SLICEB.K1.INIT 0100110001001100
word: SLICED.K0.INIT 0000101100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C16:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: N1_V02N0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A2 H02W0701
arc: A3 E1_H02W0501
arc: B2 V02S0101
arc: B6 V00T0000
arc: C0 H00L0000
arc: C6 E1_H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D2 V02S0001
arc: D6 N1_V02S0401
arc: D7 V01N0001
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F6
arc: S1_V02S0001 Q0
arc: V01S0000 Q0
word: SLICEB.K0.INIT 1101110100010001
word: SLICEB.K1.INIT 1010101010101010
word: SLICED.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000110011111100
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R26C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: A1 S1_V02N0701
arc: A6 N1_V01N0101
arc: C7 N1_V02S0001
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 H00R0100
arc: E1_H01E0001 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: S1_V02S0701 Q7
word: SLICED.K0.INIT 0101010101010101
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R26C18:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 W1_H02E0601
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E1_H02W0101
arc: A5 V02N0101
arc: A6 V02N0301
arc: B0 H02E0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 H01E0101
arc: C0 H02E0401
arc: C4 N1_V02S0001
arc: C5 H02W0601
arc: C6 E1_H02W0401
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02E0201
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 E1_H02W0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 Q5
arc: S3_V06S0303 Q5
arc: V01S0000 F0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1100111100000011
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02N0401
arc: H00R0000 V02N0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02S0601
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C6 V02N0201
arc: C7 N1_V02S0201
arc: D4 V02S0401
arc: D5 V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: S1_V02S0101 F3
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R26C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 V06S0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 H01E0101
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H00L0100
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R26C21:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V01N0001
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H02W0401
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 H02W0501
arc: A3 H02W0701
arc: A5 F7
arc: A6 V00T0100
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 V01N0001
arc: B3 H01W0100
arc: B5 H02W0101
arc: B6 N1_V02S0501
arc: B7 F3
arc: C0 H00R0100
arc: C1 V02S0401
arc: C2 H02W0401
arc: C3 V02S0601
arc: C5 V02N0201
arc: C6 V02S0001
arc: C7 H02W0601
arc: CE1 H00L0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 F0
arc: D2 H02E0001
arc: D3 S1_V02N0001
arc: D5 W1_H02E0001
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 V00B0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1111000010111000
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0010001111101111
word: SLICEA.K1.INIT 1000000011001100
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0100000011000000
word: SLICEC.K1.INIT 0000000101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C22:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: A1 H02W0701
arc: A2 V01N0101
arc: A4 V00T0100
arc: B0 H02W0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B4 V02N0501
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C2 N1_V01N0001
arc: C4 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D4 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 F4
arc: LSR0 V00T0000
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N3_V06N0203 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S3_V06S0203 Q4
arc: V01S0000 Q4
arc: V01S0100 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 1100000010001000
word: SLICEB.K0.INIT 1100000010001000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R26C23:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V06S0303
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: N3_V06N0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 W1_H02E0701
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: A3 H01E0001
arc: A4 V00B0000
arc: A5 H02E0501
arc: A6 F5
arc: A7 Q7
arc: B0 H00R0100
arc: B2 V02N0301
arc: B3 H01W0100
arc: B4 E1_H02W0301
arc: B5 V01S0000
arc: B6 H02E0101
arc: B7 N1_V02S0701
arc: C0 W1_H02E0601
arc: C2 N1_V02S0401
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 N1_V02S0601
arc: D5 V01N0001
arc: D6 E1_H02W0001
arc: D7 V02S0601
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H02W0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0303 F6
arc: V01S0000 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111001011010000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0001000001010101
word: SLICEB.K1.INIT 1100110010101111
word: SLICEC.K1.INIT 0000100010001000
word: SLICEA.K0.INIT 0100011101000111
word: SLICEA.K1.INIT 1010101011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R26C24:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 N1_V02S0701
arc: D5 V02S0601
arc: D6 H00L0100
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R26C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 H02W0401
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D7 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R26C26:PLC2
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 H01E0001
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0401 V06S0203
arc: A0 V02S0701
arc: A2 F7
arc: A4 V02S0301
arc: A5 N1_V02S0101
arc: A7 W1_H02E0501
arc: B0 V02N0301
arc: B2 H00L0000
arc: B4 V00B0100
arc: B5 V00B0100
arc: B7 W1_H02E0301
arc: C0 H02W0601
arc: C2 F4
arc: C4 V00T0000
arc: C5 V00T0100
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 H02E0001
arc: D4 H02W0201
arc: D5 V02N0401
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: N3_V06N0103 F2
word: SLICED.K1.INIT 0000110000001010
word: SLICEC.K0.INIT 0011111101011111
word: SLICEB.K0.INIT 0011001101010000
word: SLICEC.K1.INIT 0000010000000111
word: SLICEA.K0.INIT 1111000011011000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C27:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02N0701
arc: A3 H02W0701
arc: A4 F5
arc: A5 H02W0701
arc: A6 H00R0000
arc: B0 S1_V02N0301
arc: B2 V01N0001
arc: B3 V02N0301
arc: B4 F3
arc: B5 H02W0101
arc: B6 V00T0000
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 V00B0100
arc: C6 H02W0601
arc: D0 H02W0201
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 V01N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 H02W0601
arc: N1_V02N0001 F2
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1100110011110000
word: SLICED.K0.INIT 0000010000000111
word: SLICEC.K1.INIT 0001000010110000
word: SLICEB.K1.INIT 0000000000011011
word: SLICEC.K0.INIT 1111000011101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R26C28:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A3 V02S0701
arc: A4 F7
arc: A5 S1_V02N0301
arc: A7 V02S0301
arc: B0 H00R0100
arc: B2 V02N0301
arc: B5 S1_V02N0501
arc: C0 H02W0601
arc: C2 V02N0401
arc: C3 H00L0100
arc: C5 V02S0201
arc: C6 F4
arc: C7 E1_H01E0101
arc: D0 S1_V02N0201
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D6 E1_H01W0100
arc: D7 H02W0201
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V00B0000 F6
arc: V01S0000 F7
word: SLICEB.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 1010111010111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1010110010101100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1

.tile R26C29:PLC2
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 V02N0601
arc: S3_V06S0303 W3_H06E0303
arc: A0 V01N0101
arc: A1 F7
arc: A3 V00B0000
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 V02N0301
arc: B3 H02E0101
arc: B5 F3
arc: B7 F3
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C5 H02E0601
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H02E0201
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
word: SLICEB.K0.INIT 0000110011111100
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K1.INIT 0001111100010000
word: SLICEA.K0.INIT 0011000000110101
word: SLICEA.K1.INIT 0101000001010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C2:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 N1_V01S0100
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: B0 V02N0301
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C31:PLC2
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02N0601
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R26C33:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103

.tile R26C34:PLC2
arc: E1_H02E0401 V06S0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101

.tile R26C35:PLC2
arc: N1_V02N0401 H02E0401

.tile R26C37:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R26C38:PLC2
arc: N1_V02N0601 H02E0601

.tile R26C3:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: N1_V02N0501 H06W0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 H06W0103
arc: V00T0000 E1_H02W0001
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A6 H02E0501
arc: B3 V01N0001
arc: C3 N1_V02S0401
arc: C7 V02N0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0701 F7
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 Q2
word: SLICEB.K1.INIT 1111101111001000
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 1010101011111111
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C40:PLC2
arc: N1_V02N0101 H06E0103

.tile R26C42:PLC2
arc: N1_V02N0301 E1_H01W0100

.tile R26C43:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: H01W0100 W3_H06E0303

.tile R26C4:PLC2
arc: E1_H02E0601 H01E0001
arc: H00R0100 V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: V00T0000 V02N0601
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 H01E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D4 W1_H02E0201
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 H02W0301
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0601 F4
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C5:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02S0201
arc: D7 V00B0000
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0301 F1
arc: N3_V06N0103 Q1
arc: V00B0100 F7
arc: V01S0000 Q1
word: SLICEA.K1.INIT 0000111111111111
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C6:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 H02E0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: B0 V02N0301
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D6 H02E0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C7:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: A2 S1_V02N0701
arc: A4 E1_H01W0000
arc: A5 H02E0501
arc: A6 V02S0301
arc: B2 S1_V02N0101
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: C2 H02W0601
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: C6 S1_V02N0001
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 H00R0000
arc: D4 S1_V02N0601
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0601 F6
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: V00B0100 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1000000011001100
word: SLICEC.K1.INIT 1000111100000000
word: SLICEB.K0.INIT 0111000011110000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W1_H02E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: A2 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 N1_V02S0301
arc: A6 N1_V01N0101
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B4 H00L0000
arc: B5 H02E0101
arc: C0 V02N0601
arc: C1 H00L0000
arc: C2 V02N0401
arc: C4 V00T0100
arc: C5 V02S0201
arc: C6 N1_V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 Q2
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 F6
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F4
arc: V00B0000 Q4
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0010000010100000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0011110000111100
word: SLICED.K0.INIT 1111101011110000
word: SLICEB.K0.INIT 0000001011001110
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C9:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 W1_H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: A0 H02E0501
arc: A3 H01E0001
arc: A4 V00T0000
arc: B0 F1
arc: B1 N1_V02S0101
arc: B3 H02E0301
arc: B4 V02S0701
arc: C0 S1_V02N0601
arc: C1 H02W0401
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: C6 Q6
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 V02S0601
arc: D6 V02S0401
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q2
arc: V00T0100 Q1
arc: W1_H02W0601 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100101011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0101111101000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R27C10:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: A0 F7
arc: A1 V02N0501
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 H02E0101
arc: B2 H00L0000
arc: B3 H00R0100
arc: B7 S1_V02N0501
arc: C0 N1_V01N0001
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 N1_V01S0100
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 F2
arc: D7 V02S0601
arc: E1_H02E0301 F3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: V01S0000 F0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 0000000011001110
word: SLICEA.K0.INIT 1100000011010001
word: SLICEB.K0.INIT 0100010001010000
word: SLICEB.K1.INIT 0000000000000111
word: SLICEA.K1.INIT 1100010011010100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C11:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: A1 N1_V02S0501
arc: A2 F5
arc: A3 H02E0501
arc: A5 H02E0701
arc: A6 V02S0301
arc: A7 N1_V01S0100
arc: B1 H01W0100
arc: B2 H00R0000
arc: B4 F3
arc: B5 V00B0100
arc: B6 V02S0701
arc: C1 W1_H02E0601
arc: C2 V02S0601
arc: C3 N1_V01N0001
arc: C4 H02E0401
arc: C5 H02E0601
arc: C7 V02S0001
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 N1_V02S0001
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0201 F0
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K1.INIT 0000111101010101
word: SLICED.K0.INIT 0011001101010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000001000000111
word: SLICEB.K0.INIT 0100010100000101
word: SLICEB.K1.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C12:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0003 N3_V06S0003
arc: A0 W1_H02E0501
arc: A2 V01N0101
arc: A4 V02S0101
arc: A6 N1_V01S0100
arc: B0 W1_H02E0301
arc: B2 H02W0101
arc: C0 H00R0100
arc: C2 N1_V01N0001
arc: C4 V02N0201
arc: C6 N1_V02S0001
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 V02N0001
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 V00B0000
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F6
arc: W1_H02W0001 Q2
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1010000010110001
word: SLICED.K0.INIT 0000010111110101
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1011101010001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C13:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A2 V02N0701
arc: A3 H01E0001
arc: B0 H02E0101
arc: C2 H00R0100
arc: C3 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D2 F0
arc: D3 E1_H02W0001
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
word: SLICEB.K0.INIT 1010000010101111
word: SLICEB.K1.INIT 1010000010101111
word: SLICEA.K0.INIT 0011001110101010
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C14:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W1_H02E0201
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: A2 W1_H02E0701
arc: A4 N1_V02S0301
arc: A7 V02N0101
arc: B0 N1_V02S0101
arc: B4 V02S0501
arc: B7 V00B0000
arc: C0 V02N0601
arc: C2 H02W0601
arc: C7 W1_H02E0601
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M2 H02E0601
arc: M4 V00T0100
arc: M6 V00T0000
arc: N3_V06N0003 F0
arc: S3_V06S0203 F4
word: SLICEA.K0.INIT 0011001111110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0011001110101010
word: SLICEB.K0.INIT 0000111110101010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R27C15:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: A4 N1_V01S0100
arc: A6 W1_H02E0501
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: B6 H02E0301
arc: C0 V02S0401
arc: C1 W1_H02E0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 N1_V02S0001
arc: C6 H02E0401
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V00T0100
arc: D4 H02W0201
arc: D6 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 F4
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0401 F4
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1111110011110000
word: SLICED.K0.INIT 0100010000000101
word: SLICEA.K0.INIT 1100000011111111
word: SLICEC.K0.INIT 1111000100000001
word: SLICEB.K0.INIT 1100000011000000
word: SLICEB.K1.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C16:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: E1_H01E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: A0 S1_V02N0701
arc: A1 E1_H01E0001
arc: B4 N1_V01S0000
arc: B5 H02W0301
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111110011110000
word: SLICEA.K0.INIT 1010000011111111
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111101010101010
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R27C17:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: V00B0100 E1_H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 N1_V01S0100
arc: A2 V02S0501
arc: B0 S1_V02N0301
arc: B2 E1_H01W0100
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 V02S0601
arc: C3 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q2
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0103 Q2
arc: V00T0100 F3
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V06S0103
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B7 H02E0101
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 H02E0401
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q7
arc: V01S0000 F3
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1100110011001100
word: SLICEC.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C19:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: A1 V02N0701
arc: A2 V02S0501
arc: A3 S1_V02N0501
arc: A4 V02N0101
arc: A6 H02W0701
arc: B1 E1_H02W0101
arc: B2 H02W0301
arc: B3 H00L0000
arc: B6 N1_V02S0701
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 H02W0601
arc: C4 V02S0001
arc: C6 Q6
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 E1_H02W0201
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 V02S0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00R0000
arc: M3 H02E0201
arc: M4 H02W0401
arc: M5 H02E0001
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0301 Q1
arc: N3_V06N0303 Q5
arc: S3_V06S0103 Q1
arc: V00T0100 F3
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0201 F0
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1010111100000101
word: SLICEC.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C20:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A2 V02N0701
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 H02W0501
arc: A7 W1_H02E0701
arc: B0 S1_V02N0101
arc: B2 H00R0100
arc: B3 V01N0001
arc: B4 N1_V02S0701
arc: B5 H01E0101
arc: B6 V02S0501
arc: B7 S1_V02N0701
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR1 E1_H02W0301
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0000 Q3
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 H00L0100
arc: A1 H02E0501
arc: A2 S1_V02N0501
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 V00B0000
arc: A6 W1_H02E0501
arc: A7 H00R0000
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B2 H02E0101
arc: B3 V02N0301
arc: B4 H02E0301
arc: B5 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 V00T0000
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: N1_V01N0101 F3
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0100 F2
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 V02N0201
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: E1_H02E0001 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 V01N0101
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 V02N0101
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 H02E0701
arc: B0 N1_V02S0101
arc: B1 V00B0000
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 H00L0000
arc: B6 V02S0701
arc: B7 S1_V02N0501
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C23:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0501 V02N0501
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A0 H02E0701
arc: A1 V02N0501
arc: A2 N1_V02S0501
arc: A3 S1_V02N0501
arc: A4 S1_V02N0101
arc: A5 N1_V02S0101
arc: A6 V02N0101
arc: A7 H02W0501
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 V02N0701
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0203 Q7
arc: V01S0000 F1
arc: V01S0100 F4
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C24:PLC2
arc: E1_H02E0201 V02N0201
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02N0701
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: A0 V02S0501
arc: A1 H02E0701
arc: A6 H02E0501
arc: B0 H02E0101
arc: B1 V02N0301
arc: B6 V02S0501
arc: C6 H02E0401
arc: D6 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F1
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 V02S0001
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00L0000
arc: A6 H02W0701
arc: B0 N1_V02S0301
arc: B6 V02S0501
arc: C0 H00L0100
arc: C6 N1_V02S0001
arc: CE0 N1_V02S0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D6 V02N0401
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0100
arc: LSR1 H02W0501
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q6
arc: S1_V02S0401 F6
word: SLICEA.K0.INIT 1111000010111000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C26:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02N0701
arc: A0 V02S0701
arc: A2 F5
arc: A3 V01N0101
arc: A4 H02E0501
arc: A5 V02S0301
arc: A6 E1_H02W0501
arc: A7 H02E0501
arc: B2 N1_V02S0101
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 V02S0701
arc: B6 V01S0000
arc: B7 F3
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: C2 H02E0601
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: D0 V00B0100
arc: D2 F0
arc: D3 E1_H02W0201
arc: D4 F0
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: V01S0000 F7
word: SLICEC.K1.INIT 0100011100000000
word: SLICED.K1.INIT 1110111001000100
word: SLICED.K0.INIT 0100000001000101
word: SLICEA.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1101110110001000
word: SLICEB.K0.INIT 0000000111110001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R27C27:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: A0 H00L0100
arc: A1 F7
arc: A2 V02S0701
arc: A3 H02W0701
arc: A5 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 H02E0101
arc: B1 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 V02N0701
arc: B6 H02W0101
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 F4
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 H02E0001
arc: D6 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: V01S0000 F6
arc: V01S0100 F6
word: SLICEB.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 0000110000011101
word: SLICEB.K0.INIT 0000010110101111
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 0001000100000011
word: SLICEC.K0.INIT 0000001111110011
word: SLICED.K1.INIT 1101100011011000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C28:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: H00R0100 N1_V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 V02N0101
arc: B0 H01W0100
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 H02W0101
arc: B5 H02E0101
arc: C0 V02N0601
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C5 V01N0101
arc: C6 V01N0101
arc: D0 H02E0001
arc: D2 N1_V02S0201
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: M0 V00T0000
arc: M2 V00B0100
arc: M6 V00B0100
arc: N1_V01N0001 F5
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110011001100
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1010000010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R27C29:PLC2
arc: H00R0000 W1_H02E0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0201
arc: W1_H02W0101 V01N0101
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A0 H02E0501
arc: A4 H02E0501
arc: A6 S1_V02N0101
arc: B1 F3
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: C0 S1_V02N0601
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: C6 H02E0601
arc: D0 V02N0001
arc: D3 H02E0201
arc: D4 W1_H02E0201
arc: D6 S1_V02N0601
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 V00T0000
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N3_V06N0003 F3
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 0011001100110011
word: SLICED.K0.INIT 0101111101010000
word: SLICEB.K1.INIT 0000001111110011
word: SLICEC.K0.INIT 0100010101000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R27C2:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S3_V06S0103 N3_V06S0003
arc: A0 S1_V02N0701
arc: B0 E1_H01W0100
arc: B2 H02E0101
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: C0 V02N0401
arc: C2 E1_H01W0000
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D2 H02E0001
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: S1_V02S0701 F5
arc: V00B0000 F4
word: SLICEC.K0.INIT 0011001100110011
word: SLICEA.K0.INIT 0000110010001100
word: SLICEB.K0.INIT 0000000011000000
word: SLICEC.K1.INIT 0011001100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C30:PLC2
arc: W1_H02W0201 V06S0103

.tile R27C31:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303

.tile R27C34:PLC2
arc: E1_H02E0101 V02N0101
arc: N1_V02N0501 H06E0303

.tile R27C35:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R27C36:PLC2
arc: E3_H06E0103 V06S0103
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001

.tile R27C39:PLC2
arc: N1_V02N0201 H06E0103

.tile R27C3:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: S3_V06S0303 N3_V06S0203
arc: A1 F5
arc: A4 V02N0101
arc: A5 V00T0000
arc: B1 N1_V02S0101
arc: B4 F3
arc: B5 F3
arc: B6 F3
arc: B7 H01E0101
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: C5 V02S0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 V02S0401
arc: D5 W1_H02E0001
arc: D6 H02E0201
arc: D7 H01W0000
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q1
arc: H01W0100 F4
arc: M0 H02E0601
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0601 F6
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: V01S0100 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101110100001100
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100110011111100
word: SLICED.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000000010000
word: SLICEC.K0.INIT 1011101100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R27C41:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303

.tile R27C43:PLC2
arc: N1_V02N0601 W1_H02E0601

.tile R27C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 H02E0401
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0001
arc: A2 V02S0701
arc: A4 S1_V02N0301
arc: A5 V00B0000
arc: B0 W1_H02E0301
arc: B3 Q3
arc: B6 N1_V01S0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0601 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C5:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0201
arc: A3 H01E0001
arc: B3 H02E0301
arc: C2 H02E0401
arc: C3 V02N0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 W1_H02E0201
arc: D3 N1_V01S0000
arc: D7 V00B0000
arc: E1_H02E0301 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0100 F7
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C6:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 V02S0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: B0 H02E0301
arc: C0 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0103 V01N0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: C4 V02S0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0000 F4
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C8:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0301
arc: A3 N1_V02S0501
arc: B0 N1_V02S0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00R0100
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D2 H02E0201
arc: D3 H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0000000000111111
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 0000000001110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R27C9:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201
arc: A0 H00R0000
arc: B0 V02S0101
arc: C0 H00L0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111111001100110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C10:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0501 E3_H06W0303
arc: A0 V02N0701
arc: A1 H02E0701
arc: A6 V00T0100
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B6 V01S0000
arc: C2 V02N0601
arc: C6 V00T0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D6 H02E0001
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1011101110111011
word: SLICEA.K1.INIT 1000100010001000
word: SLICEB.K0.INIT 1100000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C11:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E1_H01W0100
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: A0 F5
arc: A4 H02E0701
arc: B2 H02W0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V01S0000
arc: C0 F6
arc: C2 W1_H02E0401
arc: C4 H02E0401
arc: C5 V02S0201
arc: C6 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D5 V02N0401
arc: D6 H00L0100
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0001 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 1011000010000000
word: SLICED.K0.INIT 0000000000001100
word: SLICEC.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111111111111010
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C12:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V06S0303
arc: A0 H02W0701
arc: A4 V02S0301
arc: B2 H00R0000
arc: B4 H02E0301
arc: C0 N1_V02S0401
arc: C2 H02W0401
arc: C4 V02S0201
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 H02W0201
arc: D4 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 W1_H02E0301
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N3_V06N0003 F0
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F2
word: SLICEA.K0.INIT 0101000011111010
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000110011111100
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1100111011000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C13:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02E0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 V06N0203
arc: A7 V02S0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0701 Q7
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C14:PLC2
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02E0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: A0 H02E0501
arc: A2 V02N0701
arc: A4 V02S0101
arc: B0 V02S0301
arc: B4 S1_V02N0701
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 S1_V02N0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 N1_V02S0001
arc: D4 H02W0201
arc: D5 N1_V02S0401
arc: E1_H02E0201 F2
arc: E1_H02E0501 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F2
arc: S1_V02S0501 Q7
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1100110001010101
word: SLICEA.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1010101000110011
word: SLICEC.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000101011111010
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C15:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C7 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 H02E0201
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C16:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 H02W0001
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: B7 S1_V02N0501
arc: C4 V02N0201
arc: C6 V02S0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D5 V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1100110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C17:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0303 S3_V06N0303
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q7
arc: V01S0000 Q7
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A5 H02E0701
arc: A6 H02E0501
arc: B0 E1_H01W0100
arc: B1 V02S0101
arc: B2 V02S0301
arc: B6 V02N0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 H00L0000
arc: C5 H02W0401
arc: C6 V02N0201
arc: CE0 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02E0201
arc: D2 V02S0201
arc: D5 V00B0000
arc: D6 F2
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0601 F6
arc: V01S0100 Q4
word: SLICEA.K1.INIT 1011101010001010
word: SLICEA.K0.INIT 1101110010001100
word: SLICEB.K0.INIT 0011111100000000
word: SLICED.K0.INIT 0000100000001111
word: SLICEC.K1.INIT 0000010100001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C19:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02S0501
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 F7
arc: A4 E1_H02W0501
arc: A6 H00L0000
arc: A7 F5
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 E1_H02W0301
arc: B6 H02E0301
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 V02S0601
arc: C2 E1_H02W0401
arc: C3 E1_H02W0601
arc: C5 V02S0001
arc: C6 H02W0601
arc: C7 V01N0101
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 H01E0101
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0301 F3
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q3
arc: V00B0000 F4
arc: V01S0000 Q5
arc: V01S0100 Q6
arc: W1_H02W0201 Q2
arc: W1_H02W0701 Q5
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 1100000010001000
word: SLICED.K0.INIT 0011000001010000
word: SLICEC.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0011001101010101
word: SLICED.K1.INIT 0001000000010011
word: SLICEB.K1.INIT 0000110100001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C20:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E1_H02W0601
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V02S0501
arc: A3 E1_H01E0001
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: C0 W1_H02E0401
arc: C1 V02S0401
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H01E0101
arc: D2 V00T0100
arc: D3 V00B0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0101 Q1
arc: V00T0100 Q1
arc: V01S0100 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1010001010000000
word: SLICEA.K1.INIT 1010100000100000
word: SLICEB.K0.INIT 1110000000100000
word: SLICEB.K1.INIT 1011100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C21:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 H02E0701
arc: A1 V02N0501
arc: A2 N1_V02S0701
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 F7
arc: A7 H02W0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V02N0701
arc: B5 H00R0000
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 V02S0601
arc: C4 V00T0100
arc: C5 N1_V02S0001
arc: C7 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: S1_V02S0701 Q5
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 1100100001000000
word: SLICED.K1.INIT 0101000001000100
word: SLICEC.K0.INIT 0101111101110111
word: SLICEC.K1.INIT 0000111101000100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R28C22:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V01N0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0701
arc: A4 F7
arc: A5 Q5
arc: A6 V02S0301
arc: A7 F5
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C1 N1_V02S0401
arc: C2 V02S0401
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C5 H02E0601
arc: C6 V02S0001
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 N1_V02S0001
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F6
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0010101000000000
word: SLICEB.K0.INIT 1100100001000000
word: SLICEB.K1.INIT 1100100001000000
word: SLICEA.K0.INIT 1100010010000000
word: SLICEA.K1.INIT 1100100001000000
word: SLICED.K0.INIT 1010111110101010
word: SLICEC.K0.INIT 0001000100010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R28C23:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 V02S0401
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 V02S0701
arc: A4 N1_V02S0301
arc: A5 N1_V02S0101
arc: A6 V02S0301
arc: A7 F5
arc: B0 H01W0100
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 N1_V02S0501
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 S1_V02N0701
arc: C0 N1_V01S0100
arc: C1 E1_H01W0000
arc: C2 N1_V01N0001
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q5
arc: S1_V02S0601 Q4
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEC.K1.INIT 0101111100111111
word: SLICEC.K0.INIT 0000101000001100
word: SLICEA.K1.INIT 1100010010000000
word: SLICEB.K0.INIT 1100010010000000
word: SLICED.K0.INIT 1000100010100000
word: SLICEA.K0.INIT 1101100000000000
word: SLICEB.K1.INIT 1100000010001000
word: SLICED.K1.INIT 0011001100001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H02W0501
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 W1_H02E0701
arc: A1 H02E0501
arc: A2 E1_H01E0001
arc: A3 V00B0000
arc: A4 N1_V01N0101
arc: A6 V02N0101
arc: A7 S1_V02N0101
arc: B0 V02S0301
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H02E0301
arc: B4 V01S0000
arc: B6 H02W0301
arc: B7 V02N0701
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V02S0401
arc: C3 N1_V01S0100
arc: C4 H02E0601
arc: C6 F4
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00L0100
arc: D6 E1_H01W0100
arc: D7 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q2
arc: E1_H02E0501 F7
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
arc: N3_V06N0303 F6
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
word: SLICED.K1.INIT 0001110101000111
word: SLICEB.K0.INIT 1011100000000000
word: SLICEA.K0.INIT 1010110000000000
word: SLICEA.K1.INIT 1100101000000000
word: SLICEB.K1.INIT 1100101000000000
word: SLICED.K0.INIT 0000000100001111
word: SLICEC.K0.INIT 0010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R28C25:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A0 H02E0701
arc: A2 N1_V02S0701
arc: A3 F5
arc: A4 S1_V02N0101
arc: A5 Q5
arc: A6 V02N0301
arc: A7 N1_V01N0101
arc: B0 V02S0101
arc: B2 N1_V02S0101
arc: B3 S1_V02N0301
arc: B4 V01S0000
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 H00L0100
arc: C2 H02W0401
arc: C3 S1_V02N0601
arc: C4 S1_V02N0001
arc: C5 N1_V02S0201
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 H02W0201
arc: D3 F0
arc: D4 F2
arc: D5 V02S0401
arc: D6 N1_V02S0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M5 H00R0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 Q1
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: S1_V02S0101 Q1
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0100110000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000110111
word: SLICED.K0.INIT 0101010100110011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0101001111111111
word: SLICEC.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0000000101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C26:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: A0 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 H02E0701
arc: A6 F5
arc: A7 H02E0701
arc: B4 N1_V02S0701
arc: B5 H02W0101
arc: B7 N1_V02S0701
arc: C0 H02E0601
arc: C1 F4
arc: C3 H02E0601
arc: C5 H02E0401
arc: C6 V00B0100
arc: D0 N1_V02S0201
arc: D2 V01S0100
arc: D3 N1_V02S0201
arc: D4 N1_V02S0601
arc: D5 E1_H02W0201
arc: D6 S1_V02N0401
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0100
arc: M2 V00B0100
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICED.K1.INIT 0001000111011101
word: SLICEA.K0.INIT 0000101001011111
word: SLICEC.K0.INIT 0100010001110111
word: SLICEA.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 0011000000111111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000010110101111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R28C27:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: H00L0100 V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: A1 V01N0101
arc: A2 H02E0501
arc: A3 V02N0701
arc: A4 N1_V01S0100
arc: A6 F7
arc: B0 H02E0301
arc: B4 V02S0501
arc: B6 V02S0501
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C7 H02E0601
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 F0
arc: D3 F0
arc: D4 W1_H02E0001
arc: D5 V01N0001
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 H02W0401
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N3_V06N0103 F1
arc: V00B0100 F7
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1110111000100010
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1100110011110000
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R28C28:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V06S0203
arc: H01W0100 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02S0701
arc: A1 V02N0701
arc: A2 V02S0501
arc: A3 V02N0501
arc: A6 F7
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 W1_H02E0101
arc: B4 H02E0301
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 V02N0501
arc: C1 V02S0601
arc: C3 S1_V02N0401
arc: C4 V02S0201
arc: C5 V00T0000
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 V02S0201
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 F2
arc: D5 W1_H02E0201
arc: D6 S1_V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F4
arc: E1_H02E0001 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1101110110001000
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 0000110000001010
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C29:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: A2 V02N0501
arc: A6 H00R0000
arc: B1 H02E0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 F4
arc: C4 V01N0101
arc: C5 E1_H02W0401
arc: C6 S1_V02N0001
arc: C7 E1_H01E0101
arc: D1 H02E0201
arc: D3 F2
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 1111000011110011
word: SLICED.K1.INIT 0011001111110000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0010111000101110
word: SLICEB.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1010001010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R28C2:PLC2
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 V01N0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00T0100 V02S0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0000
arc: A5 S1_V02N0301
arc: A6 V02S0101
arc: A7 V02N0101
arc: B0 V01N0001
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 E1_H02W0101
arc: B5 V01S0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q2
arc: LSR0 V00T0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: V00T0000 Q2
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C30:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0401 W3_H06E0203

.tile R28C31:PLC2
arc: W1_H02W0401 V02N0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203

.tile R28C32:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R28C33:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R28C34:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R28C37:PLC2
arc: N3_V06N0203 H06E0203

.tile R28C3:PLC2
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0303 N3_V06S0203
arc: C2 S1_V02N0601
arc: C4 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0001 Q2
arc: V00B0000 F4
word: SLICEC.K0.INIT 0000111100001111
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C40:PLC2
arc: N3_V06N0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R28C43:PLC2
arc: N1_V02N0401 H06E0203

.tile R28C4:PLC2
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H01W0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0000
arc: A5 V00T0000
arc: B0 V01N0001
arc: B2 E1_H01W0100
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 S1_V02N0501
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 E1_H02W0501
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C5:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0601 H02E0601
arc: V00B0000 S1_V02N0201
arc: A3 H02E0701
arc: B3 H02E0101
arc: C0 V02N0401
arc: C3 H02E0401
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D3 H01E0101
arc: D5 V00B0000
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F5
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000111100001111
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C6:PLC2
arc: H00R0100 V02S0701
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0501 H01E0101
arc: B3 V02N0101
arc: C0 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0100 F3
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 0011001100110011
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C7:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: H00L0100 V02N0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02N0201
arc: A1 H00R0000
arc: A5 Q5
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B5 H00R0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C4 Q4
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0201 F0
arc: V00B0100 Q5
word: SLICEA.K0.INIT 0000110000001100
word: SLICEA.K1.INIT 1010110010001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0110011000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C8:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R28C9:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0001
arc: V00B0100 V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C10:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A5 V02S0301
arc: B5 H00L0000
arc: C5 V00T0000
arc: D5 V02N0601
arc: F5 F5_SLICE
arc: N1_V02N0501 F5
word: SLICEC.K1.INIT 0000001000000111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C11:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: A0 F5
arc: A1 H02E0501
arc: A2 H00L0100
arc: A4 V02S0101
arc: A5 H02W0701
arc: B2 E1_H01W0100
arc: B4 W1_H02E0101
arc: B5 V02S0701
arc: C0 F4
arc: C1 V02S0601
arc: C2 H02E0601
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 H00R0000
arc: D4 V02S0401
arc: D5 V02S0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W1_H02W0001 Q2
word: SLICEC.K0.INIT 0000000000110101
word: SLICEC.K1.INIT 0010011100000000
word: SLICEA.K0.INIT 0000000011111010
word: SLICEA.K1.INIT 0000010100000101
word: SLICEB.K0.INIT 1100111011000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C12:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 H01E0001
arc: S1_V02S0601 N1_V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: C2 H02W0401
arc: C3 H02W0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 V02S0001
arc: D3 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H01W0100 Q7
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0011001100110011
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C13:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: N1_V02N0101 W3_H06E0103
arc: A0 V02S0701
arc: A2 V00B0000
arc: B0 V02S0101
arc: B2 H00R0100
arc: C0 H00L0000
arc: C2 H02E0401
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 V02S0001
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q2
arc: W1_H02W0001 Q2
word: SLICEB.K0.INIT 0010000000100011
word: SLICEA.K0.INIT 1010110010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C14:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 H02W0201
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0501
arc: A2 H02E0501
arc: B1 H02E0101
arc: B3 H02E0101
arc: C7 H02W0401
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: N1_V02N0301 F3
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R29C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: A5 H02W0501
arc: A6 V02S0301
arc: A7 E1_H02W0501
arc: B1 V02N0101
arc: B2 H02E0301
arc: B5 H02W0101
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 F6
arc: C1 H02W0401
arc: C2 S1_V02N0401
arc: C5 H02E0601
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D5 V01N0001
arc: D6 H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR0 H02W0301
arc: M0 H02E0601
arc: M2 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0501 F5
arc: S1_V02S0001 F0
arc: S1_V02S0301 Q3
arc: V01S0000 Q3
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0101010100110011
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 0000111100110011
word: SLICEC.K1.INIT 0000001000010011
word: SLICED.K1.INIT 1010001010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C16:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 H02W0701
arc: A2 E1_H01E0001
arc: A3 F7
arc: A4 V02S0101
arc: A7 S1_V02N0301
arc: B0 V00B0000
arc: B2 H02E0301
arc: B3 V02N0101
arc: B7 H01E0101
arc: C0 N1_V01S0100
arc: C2 H02W0601
arc: C3 S1_V02N0601
arc: C4 N1_V02S0201
arc: C5 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 H00R0100
arc: D7 F2
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0301 F3
arc: N3_V06N0103 Q2
arc: V00T0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
word: SLICEC.K0.INIT 1010111100000101
word: SLICEC.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 0000111000000100
word: SLICED.K1.INIT 1111010111100100
word: SLICEB.K1.INIT 0000000100110001
word: SLICEA.K0.INIT 1111000011011000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C17:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H02E0701
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00R0000
arc: A2 F5
arc: A4 H02W0501
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 V02S0301
arc: B0 N1_V02S0301
arc: B2 H00R0100
arc: B4 E1_H02W0101
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: B7 V02S0701
arc: C0 V02N0601
arc: C2 V02S0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 F4
arc: C7 H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 V00B0100
arc: D4 V02S0601
arc: D5 H02W0001
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111101100001000
word: SLICEC.K1.INIT 0000000010101100
word: SLICED.K1.INIT 1110000000100000
word: SLICEC.K0.INIT 0100011100000000
word: SLICEB.K0.INIT 1111000011101110
word: SLICED.K0.INIT 0011000000110001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C18:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0100 H02E0301
arc: H00R0100 H02E0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H06W0203
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: A0 V02S0701
arc: A1 H02W0701
arc: B0 N1_V02S0101
arc: B1 H02E0301
arc: C0 H00R0100
arc: C1 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 Q1
word: SLICEA.K0.INIT 1011101010001010
word: SLICEA.K1.INIT 1010101011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C19:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 N1_V02S0401
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 V02S0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: N1_V02N0301 F3
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R29C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0701 N1_V01S0100
arc: N1_V02N0101 W3_H06E0103
arc: A0 H00R0000
arc: A2 V02S0701
arc: B0 V00T0000
arc: B2 N1_V02S0101
arc: C0 H02W0401
arc: C2 N1_V02S0601
arc: CE0 H00L0000
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 H02W0001
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1011100010101010
word: SLICEB.K0.INIT 1011100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: N3_V06N0003 W3_H06E0003
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: A0 V02S0701
arc: A1 F5
arc: A2 S1_V02N0701
arc: A5 V02S0101
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H00L0000
arc: B4 H02W0301
arc: B5 F3
arc: C0 H00L0000
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 N1_V02S0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: CE0 H00L0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 H01W0000
arc: D5 H02E0001
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0001 Q2
arc: N1_V02N0301 F1
arc: V01S0000 Q2
arc: W1_H02W0101 F3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1011101010001010
word: SLICEB.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0100000001110000
word: SLICEC.K0.INIT 0000001100001111
word: SLICEA.K1.INIT 0010001000110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R29C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00L0000
arc: A1 V02S0501
arc: A2 H00L0100
arc: A3 N1_V02S0501
arc: A4 V02S0301
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: B7 V02S0701
arc: C0 H00L0100
arc: C1 F4
arc: C2 N1_V02S0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 1000100010100000
word: SLICEB.K1.INIT 1100000010001000
word: SLICED.K1.INIT 0101001100000000
word: SLICEC.K0.INIT 0000000001011111
word: SLICEA.K1.INIT 0100010001010100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R29C23:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V02S0601
arc: H00L0000 W1_H02E0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: A0 H01E0001
arc: A2 V00B0000
arc: A3 F5
arc: A7 H02E0701
arc: B0 V00B0000
arc: B2 V02S0101
arc: B3 H01W0100
arc: B5 H02W0101
arc: C0 S1_V02N0401
arc: C2 N1_V02S0601
arc: C3 H00R0100
arc: C5 H02W0601
arc: C7 W1_H02E0401
arc: CE0 H00L0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 H02W0201
arc: D3 V02S0001
arc: D5 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000010111000
word: SLICEB.K0.INIT 1000100010100000
word: SLICED.K1.INIT 0101010100001111
word: SLICEC.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 0000000000110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C24:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 V02S0501
arc: B0 H02E0301
arc: C0 H02E0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1110010011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C25:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00R0000
arc: A1 H02E0701
arc: A2 H00L0100
arc: A3 V02S0701
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 H02E0301
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 V02S0701
arc: C0 N1_V01S0100
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 V02S0401
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V02S0201
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0201 Q0
arc: S1_V02S0101 Q1
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0000010111110101
word: SLICEC.K1.INIT 0011001100001111
word: SLICED.K1.INIT 0011001100001111
word: SLICEA.K0.INIT 1111000011011000
word: SLICEA.K1.INIT 1100110010101100
word: SLICEB.K0.INIT 1010101011001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C26:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 N3_V06S0103
arc: A1 F7
arc: A3 V02N0701
arc: A5 H02E0701
arc: A6 F7
arc: B0 E1_H02W0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V02S0701
arc: B7 N1_V02S0701
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 F4
arc: C4 N1_V02S0001
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V02S0201
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 F0
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 F0
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: V00B0000 F4
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 0000001111110011
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R29C27:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H02E0101
arc: S1_V02S0001 H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0401
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: A0 N1_V02S0501
arc: A3 F7
arc: A4 F5
arc: A5 V02N0101
arc: A7 V02N0101
arc: B1 H02W0301
arc: B2 H02E0301
arc: B5 W1_H02E0301
arc: B6 H02W0101
arc: B7 W1_H02E0301
arc: C0 H02E0601
arc: C1 E1_H02W0601
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 H01E0001
arc: C6 S1_V02N0201
arc: C7 W1_H02E0601
arc: D0 H01E0101
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 V00B0000
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1010111110100000
word: SLICEA.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1101110110001000
word: SLICED.K1.INIT 1110010011100100
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R29C28:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 V02S0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0003 N3_V06S0003
arc: A5 F7
arc: A6 F7
arc: A7 H02E0701
arc: B0 H02E0301
arc: B1 F3
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 F3
arc: B7 V01S0000
arc: C0 V02S0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 W1_H02E0401
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 V00B0100
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 F0
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F5
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F6
arc: N3_V06N0103 F2
word: SLICED.K1.INIT 0011001101010101
word: SLICEA.K0.INIT 0011000000111111
word: SLICEB.K1.INIT 0000111100110011
word: SLICEC.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R29C29:PLC2
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H01E0001
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: W1_H02W0601 V06S0303
arc: A0 V02N0501
arc: A1 F7
arc: A3 F7
arc: A4 E1_H02W0701
arc: A5 H02E0701
arc: A6 H02E0501
arc: B0 V02N0101
arc: B2 H02E0101
arc: B5 V02N0501
arc: B6 H02E0101
arc: B7 V02N0501
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C6 V02N0201
arc: C7 H01E0001
arc: D0 H02E0201
arc: D1 F0
arc: D2 H01E0101
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 H02E0001
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F6
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: V01S0000 F6
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0000111100001110
word: SLICEB.K1.INIT 1010111110100000
word: SLICEA.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1110111000100010
word: SLICED.K0.INIT 1101100011011000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R29C2:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 H02W0501
arc: V00B0000 V02N0201
arc: A0 H00R0000
arc: A2 E1_H02W0701
arc: A3 V01N0101
arc: A4 V00B0000
arc: A5 E1_H01W0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 V02S0501
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C31:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile R29C32:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R29C33:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C34:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R29C3:PLC2
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02W0401
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: A2 V01N0101
arc: A3 E1_H01E0001
arc: A4 V02S0101
arc: A6 V02S0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B6 H02E0301
arc: C3 F4
arc: C4 V02S0201
arc: C6 V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 F0
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F3
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: V00B0100 F7
arc: V01S0100 Q2
arc: W1_H02W0001 F0
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0011000000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C4:PLC2
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0001 H02E0001
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H01W0100
arc: A4 V00B0000
arc: B0 N1_V02S0301
arc: B2 V02S0101
arc: B3 H00L0000
arc: B5 V02N0701
arc: B6 N1_V02S0701
arc: B7 H02W0301
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H02E0401 F4
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C5:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: H00R0000 W1_H02E0601
arc: N1_V02N0401 H01E0001
arc: V00B0000 V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: A2 V00B0000
arc: C5 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 W1_H02E0001
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0100 F5
arc: W1_H02W0201 Q2
word: SLICEC.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C6:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: A0 W1_H02E0701
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: V00T0100 F3
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C7:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H02W0601
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V01S0000 N3_V06S0103
arc: A3 H02W0501
arc: C3 V02S0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 F3
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R29C8:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303

.tile R29C9:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0000 H02W0201
arc: A2 V00B0000
arc: A6 H02W0701
arc: B0 H02E0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B7 V00T0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C10:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00L0000 V02N0201
arc: H00R0100 V02N0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0303 S3_V06N0303
arc: A3 W1_H02E0701
arc: B0 V00T0000
arc: C0 H00L0000
arc: C2 H02E0401
arc: C3 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D3 V02N0001
arc: D4 W1_H02E0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F4
arc: V00T0000 Q0
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0011110011001100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R2C11:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 H02E0001
arc: H00R0100 V02N0501
arc: N1_V02N0101 H06E0103
arc: S1_V02S0001 H06E0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06W0303
arc: V01S0100 S3_V06N0303
arc: A0 E1_H01E0001
arc: B0 V02N0301
arc: B5 H02E0101
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0100 F5
word: SLICEC.K1.INIT 0011001100110011
word: SLICEA.K0.INIT 0110101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C12:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 V01N0101
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: A1 H01E0001
arc: B1 H02E0301
arc: C1 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0001
arc: D3 H02E0201
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00T0100 F3
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C13:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00L0100 H02E0301
arc: V00B0000 S1_V02N0001
arc: W1_H02W0501 S1_V02N0501
arc: B1 S1_V02N0101
arc: C1 H00L0100
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: H01W0100 F0
arc: M0 V00B0000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R2C14:PLC2
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303

.tile R2C15:PLC2
arc: E3_H06E0003 V01N0001
arc: S1_V02S0401 W1_H02E0401
arc: E3_H06E0103 W3_H06E0003

.tile R2C16:PLC2
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001

.tile R2C17:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V01N0101
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: V00B0000 V02N0201
arc: CLK0 G_HPBX0000
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: V01S0100 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C18:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: E1_H02E0201 W3_H06E0103

.tile R2C19:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0301
arc: H00R0100 S1_V02N0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 H02E0601
arc: V00T0000 V02N0401
arc: A3 F5
arc: A5 V02N0101
arc: A7 S1_V02N0101
arc: B0 S1_V02N0101
arc: B3 H00R0100
arc: B4 V02N0501
arc: B5 H00L0000
arc: B7 V00T0000
arc: C1 W1_H02E0401
arc: C3 F4
arc: C5 V01N0101
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02N0001
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 H02E0201
arc: D7 H02E0201
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S3_V06S0103 F2
arc: V00B0100 F7
arc: V00T0100 F1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1100110011111111
word: SLICED.K1.INIT 1100010011110101
word: SLICEC.K1.INIT 1011101100001011
word: SLICEC.K0.INIT 1100110000110011
word: SLICEA.K1.INIT 1111000000001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C20:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 V02N0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: W1_H02W0201 S1_V02N0201
arc: A0 H02E0501
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: E1_H02E0501 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0501 Q5
arc: S3_V06S0303 Q5
arc: V01S0000 Q0
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1010101011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C21:PLC2
arc: E1_H02E0401 V01N0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H02E0501
arc: W1_H02W0301 S1_V02N0301
arc: E1_H02E0101 W3_H06E0103
arc: W3_H06W0003 V06N0003
arc: A0 H02E0701
arc: A1 E1_H01E0001
arc: A4 H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 F4
arc: C1 H02E0401
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D4 S1_V02N0601
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 W1_H02E0601
arc: S3_V06S0003 F0
word: SLICEC.K0.INIT 0101010110101010
word: SLICEA.K0.INIT 0000010000000001
word: SLICEA.K1.INIT 0100000000010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C22:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0001
arc: S1_V02S0501 W1_H02E0501
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: C0 H02E0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C23:PLC2
arc: E1_H02E0701 V02N0701
arc: S1_V02S0701 E1_H01W0100
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R2C24:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0001
arc: S1_V02S0701 H02W0701
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0601
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 H02W0701
arc: A5 S1_V02N0301
arc: A6 S1_V02N0101
arc: A7 E1_H01W0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 V02N0701
arc: B6 F3
arc: B7 W1_H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C6 H02W0401
arc: C7 H02W0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 F2
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR1 V00T0000
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
word: SLICED.K0.INIT 0101010000000100
word: SLICED.K1.INIT 0001000000010011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C25:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: S3_V06S0103 W3_H06E0103
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A7 V02S0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 V02N0501
arc: B5 H00R0000
arc: B7 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 V00T0100
arc: C7 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F2
arc: H01W0100 F3
arc: LSR1 E1_H02W0501
arc: S1_V02S0501 F7
arc: V01S0000 F0
word: SLICED.K1.INIT 0000000100001011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C26:PLC2
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: V00B0000 H02W0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 H02E0701
arc: A5 V02N0101
arc: A6 V02S0101
arc: A7 E1_H01W0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 E1_H02W0101
arc: B7 F1
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 W1_H02E0601
arc: C5 V00T0100
arc: C6 E1_H02W0601
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 F0
arc: D7 E1_H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000001000010011
word: SLICED.K1.INIT 0000000001010011
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C27:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 W1_H02E0701
arc: A5 H02E0501
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 H01E0101
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 S1_V02N0201
arc: C6 S1_V02N0001
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: D6 F2
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 V00T0100
arc: S1_V02S0401 F6
arc: V01S0000 F7
word: SLICED.K1.INIT 0000000000011011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000100001011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R2C28:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 H02E0601
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V00T0000
arc: A5 V00T0100
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 F3
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 W1_H02E0601
arc: C5 V02N0001
arc: C6 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0000
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000001111110011
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R2C29:PLC2
arc: H00R0000 V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0501 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: A0 H02E0501
arc: A1 V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: A6 V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 H01E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02W0601
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 S1_V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: LSR1 W1_H02E0501
arc: S1_V02S0601 F6
arc: V01S0000 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000100001011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C2:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: A0 E1_H01E0001
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C30:PLC2
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H02W0601

.tile R2C31:PLC2
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701

.tile R2C32:PLC2
arc: W1_H02W0601 W3_H06E0303

.tile R2C3:PLC2
arc: E3_H06E0103 V06N0103
arc: S1_V02S0301 H06W0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111111101010101
word: SLICEA.K1.INIT 1111111101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C4:PLC2
arc: S1_V02S0101 E1_H02W0101
arc: A1 V01N0101
arc: B2 V01N0001
arc: C0 S1_V02N0601
arc: C3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q1
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1010101011111111
word: SLICEB.K0.INIT 1100110011111111
word: SLICEB.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C5:PLC2
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: A2 V02N0501
arc: B0 V02N0301
arc: C1 V02N0401
arc: C5 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011111111
word: SLICEC.K1.INIT 0000111100001111
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1010101011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C6:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H01W0100
arc: C0 V02N0601
arc: C1 V02N0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C7:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: B1 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111001111110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C8:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 V02N0701
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: A2 V00B0000
arc: B0 W1_H02E0301
arc: B2 H01W0100
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C5 V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 S1_V02N0001
arc: D5 H01W0000
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1000101100000011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R2C9:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W1_H02E0301
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 V01N0101
arc: V00B0000 H02W0401
arc: H01W0000 W3_H06E0103
arc: A1 V02N0501
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 W1_H02E0001
arc: D2 Q2
arc: D7 H02E0201
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 F0
arc: V00B0100 F7
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R30C10:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401

.tile R30C11:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0501 E3_H06W0303

.tile R30C12:PLC2
arc: E1_H02E0301 V06S0003
arc: H00R0000 V02S0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: N1_V02N0101 F1
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R30C13:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 N1_V02S0401

.tile R30C14:PLC2
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0301
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0701 V06S0203
arc: A0 N1_V02S0501
arc: B0 W1_H02E0301
arc: C0 H00L0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1010101011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C15:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: A0 V02S0501
arc: A1 H01E0001
arc: A3 F5
arc: A4 S1_V02N0101
arc: A5 V02S0101
arc: B0 S1_V02N0301
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 H02W0401
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 H02W0401
arc: C5 V02N0001
arc: C7 V02S0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 F2
arc: D4 V01N0001
arc: D5 V00B0000
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0301 F3
arc: V00T0000 Q0
word: SLICEA.K1.INIT 1010000010101111
word: SLICEC.K1.INIT 1011000010000000
word: SLICEB.K0.INIT 0000000000110000
word: SLICEC.K0.INIT 0000111100000111
word: SLICED.K1.INIT 0000110000001111
word: SLICEB.K1.INIT 1100110010001100
word: SLICEA.K0.INIT 1010110010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C16:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: H00R0000 V02N0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0203 H06W0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: A1 F5
arc: A2 N1_V02S0501
arc: A5 F7
arc: A7 E1_H02W0501
arc: B1 V00B0000
arc: B2 E1_H02W0101
arc: B5 V02S0501
arc: B7 S1_V02N0501
arc: C1 V02N0401
arc: C2 E1_H02W0401
arc: C5 V00T0000
arc: C7 E1_H02W0401
arc: D1 H00R0000
arc: D2 V00T0100
arc: D5 F2
arc: D7 H02E0201
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F1
word: SLICED.K1.INIT 0101010000000100
word: SLICEB.K0.INIT 0111001101111111
word: SLICEC.K1.INIT 1100101011001111
word: SLICEA.K1.INIT 0000001100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C17:PLC2
arc: E1_H02E0001 V06S0003
arc: H00R0100 V02S0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 F7
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A3 H02W0701
arc: A7 N1_V02S0301
arc: B0 E1_H02W0301
arc: B1 F3
arc: B2 W1_H02E0101
arc: B3 V02S0101
arc: B4 V02N0501
arc: C0 H02E0401
arc: C1 F4
arc: C3 H02E0601
arc: C4 V02S0201
arc: C7 S1_V02N0001
arc: D0 F2
arc: D1 H02E0201
arc: D2 V02S0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F1
word: SLICEB.K1.INIT 0100000001110000
word: SLICEB.K0.INIT 0010001001110111
word: SLICED.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0000010000000111
word: SLICEC.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000011011100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C18:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: H00L0100 H02W0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0303 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02W0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06S0203
arc: A0 F7
arc: A2 V02N0701
arc: A7 F5
arc: B0 V02S0301
arc: B2 V02S0101
arc: B3 H02W0101
arc: B4 W1_H02E0101
arc: B5 V02S0701
arc: B7 N1_V02S0501
arc: C0 H02W0401
arc: C2 H00L0100
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: C7 V00T0100
arc: D0 V02N0001
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 F2
arc: D5 V02S0401
arc: D7 H02W0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0203 F4
arc: V00T0100 F3
word: SLICEC.K1.INIT 0000001111110011
word: SLICEB.K1.INIT 0000110000111111
word: SLICED.K1.INIT 0000000001000111
word: SLICEA.K0.INIT 0000000000010101
word: SLICEB.K0.INIT 0100011100000000
word: SLICEC.K0.INIT 0011001100110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R30C19:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 H02E0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 F7
arc: A4 H02E0701
arc: B0 E1_H02W0101
arc: B4 V00B0100
arc: B7 V02S0501
arc: C0 F4
arc: C4 H02W0601
arc: C7 V02N0001
arc: D0 V00T0100
arc: D4 V00B0000
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
word: SLICEC.K0.INIT 0100011100000000
word: SLICED.K1.INIT 0000001100001111
word: SLICEA.K0.INIT 0000000011110010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R30C20:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 N3_V06S0303

.tile R30C21:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N1_V01S0000
arc: V00T0100 H02W0301
arc: W1_H02W0601 V06S0303
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A1 F5
arc: A5 H02E0501
arc: A7 H02E0501
arc: B1 V02S0101
arc: B5 V02S0701
arc: C1 N1_V01N0001
arc: C7 S1_V02N0001
arc: D1 V00T0100
arc: D5 S1_V02N0401
arc: D7 H00R0100
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: W1_H02W0101 F1
word: SLICEC.K1.INIT 0001000110111011
word: SLICED.K1.INIT 0000010110101111
word: SLICEA.K1.INIT 0000000001000111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C22:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 N1_V02S0301
arc: A0 V02N0501
arc: A1 F5
arc: B0 V02S0101
arc: B1 N1_V02S0301
arc: B2 H02E0301
arc: B5 V02S0701
arc: C0 H00L0000
arc: C1 H02W0601
arc: C2 H02E0601
arc: C5 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 F2
arc: D2 V00B0100
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1011100010101010
word: SLICEC.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0001000000010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C23:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303

.tile R30C24:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: A5 N1_V01S0100
arc: B2 H00R0000
arc: B3 H00R0000
arc: B5 F3
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C5 E1_H01E0101
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 H02W0001
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: N1_V01N0101 F5
word: SLICEC.K1.INIT 0101010100110000
word: SLICEB.K0.INIT 0111011100111111
word: SLICEB.K1.INIT 0011000000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C25:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: A0 N1_V02S0501
arc: A1 F5
arc: A3 N1_V02S0501
arc: A4 H02E0501
arc: A5 V02S0301
arc: A6 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 F3
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 V01S0000
arc: B6 V00B0100
arc: C0 H00L0000
arc: C1 N1_V01S0100
arc: C3 H00L0100
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 F4
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D3 V02N0001
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0101 F1
arc: N1_V02N0601 F6
word: SLICEB.K1.INIT 0111011100111111
word: SLICEA.K1.INIT 0000111101000100
word: SLICEC.K0.INIT 0000000011100010
word: SLICEA.K0.INIT 0101001111111111
word: SLICED.K0.INIT 0010011100100010
word: SLICEC.K1.INIT 0101000101000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C26:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 N1_V02S0701
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: A5 F7
arc: A7 V02N0101
arc: B0 V00B0000
arc: B2 H02E0101
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: B7 V02S0501
arc: C0 W1_H02E0601
arc: C2 W1_H02E0601
arc: C6 V00T0100
arc: D0 H02E0201
arc: D2 N1_V02S0201
arc: D5 F0
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
word: SLICEB.K0.INIT 0011001100001111
word: SLICED.K1.INIT 0101010100110011
word: SLICEA.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 1110111000100010
word: SLICED.K0.INIT 0011000000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R30C27:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H01E0001
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 E1_H02W0501
arc: A4 N1_V01S0100
arc: A5 H02E0701
arc: A6 F5
arc: A7 F5
arc: B7 N1_V01S0000
arc: C0 H02W0401
arc: C4 E1_H01E0101
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: D0 V02S0201
arc: D4 H02W0201
arc: D5 E1_H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEC.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1010101011001100
word: SLICEC.K1.INIT 0101000001011111
word: SLICED.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 0000010111110101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R30C28:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00L0000 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 V02S0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: A2 N1_V02S0501
arc: A3 F5
arc: A4 V02S0101
arc: A6 F5
arc: A7 H02E0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B4 V02S0701
arc: B5 V02S0701
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 N1_V02S0601
arc: C3 V02N0601
arc: C5 V00B0100
arc: C6 V02S0201
arc: D0 F2
arc: D1 H02E0201
arc: D2 H02E0001
arc: D3 F0
arc: D4 W1_H02E0201
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 F0
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1011101110001000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1110111001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R30C29:PLC2
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: V00B0000 H02E0401
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V06S0303
arc: A1 H02E0501
arc: A3 W1_H02E0501
arc: B5 H01E0101
arc: B7 H01E0101
arc: C1 W1_H02E0601
arc: C3 H02E0601
arc: C5 H02E0601
arc: C7 H02E0601
arc: D1 V02S0201
arc: D3 H00R0000
arc: D5 V00B0000
arc: D7 H02E0001
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F7
arc: N1_V01N0001 F3
arc: N1_V02N0701 F5
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: V01S0000 F3
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R30C2:PLC2
arc: E1_H02E0101 V06S0103
arc: H00R0100 V02S0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 N3_V06S0203
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C31:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R30C33:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0003 W3_H06E0003

.tile R30C3:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: A2 V00B0000
arc: A3 H01E0001
arc: A4 E1_H01W0000
arc: A5 N1_V01S0100
arc: A6 H00L0000
arc: B0 H02E0101
arc: E1_H02E0001 F2
arc: E1_H02E0601 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C4:PLC2
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0701 H02E0701
arc: C2 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 V02S0001
arc: D3 H02W0201
arc: D4 H02W0201
arc: D6 H02W0201
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0401 F4
arc: S1_V02S0601 F6
arc: V00T0100 F3
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R30C5:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N3_V06N0003 S3_V06N0303
arc: W1_H02W0201 S1_V02N0201
arc: A0 H02E0701
arc: B0 W1_H02E0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 F1
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0010001000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C6:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 H02E0101
arc: B3 Q3
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q7
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C7:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 N1_V02S0501
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C8:PLC2
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: A4 V00B0000
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C9:PLC2
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: A1 V02S0501
arc: A2 F5
arc: A5 V02S0101
arc: A7 V02S0101
arc: B2 H02W0301
arc: B4 V02S0501
arc: C0 F4
arc: C1 V02S0401
arc: C4 S1_V02N0201
arc: C5 H02W0401
arc: C7 S1_V02N0201
arc: D1 H02W0201
arc: D2 V01S0100
arc: D4 N1_V02S0601
arc: D5 H00L0100
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: V01S0100 F7
word: SLICEC.K1.INIT 0000101001011111
word: SLICED.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 0111011101000100
word: SLICEC.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R31C10:PLC2
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103

.tile R31C11:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R31C12:PLC2
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R31C13:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0401 N3_V06S0203

.tile R31C15:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203

.tile R31C16:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R31C17:PLC2
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303

.tile R31C18:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0003 E3_H06W0303

.tile R31C19:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103

.tile R31C20:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 E1_H02W0501

.tile R31C21:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0003 N3_V06S0003

.tile R31C22:PLC2
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303

.tile R31C23:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R31C24:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0303 S3_V06N0303

.tile R31C25:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0103 S3_V06N0103

.tile R31C26:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: S3_V06S0103 N3_V06S0103

.tile R31C27:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0003

.tile R31C28:PLC2
arc: N1_V02N0601 S1_V02N0601

.tile R31C29:PLC2
arc: N1_V02N0201 N1_V01S0000

.tile R31C2:PLC2
arc: N1_V02N0201 E1_H02W0201

.tile R31C3:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000

.tile R31C4:PLC2
arc: H00R0100 V02S0701
arc: V00T0000 V02S0601
arc: B0 N1_V02S0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C6:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: A3 V02S0701
arc: B3 V02S0101
arc: C3 V02S0601
arc: D3 V02S0001
arc: E1_H01E0101 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R31C7:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: A1 V02S0701
arc: A4 V02S0101
arc: A5 V02S0301
arc: A7 F5
arc: B1 V00B0000
arc: B4 H02E0301
arc: B5 N1_V01S0000
arc: B7 H01E0101
arc: C1 N1_V01S0100
arc: C4 V02S0001
arc: C5 V00T0000
arc: C7 F4
arc: D1 H02W0201
arc: D4 H02E0001
arc: D5 V02S0601
arc: D7 F0
arc: E1_H01E0001 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 E1_H02W0601
arc: N3_V06N0203 F7
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R31C8:PLC2
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: A7 V02S0301
arc: B7 V02S0701
arc: C7 V02S0201
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: F7 F7_SLICE
word: SLICED.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R31C9:PLC2
arc: N1_V02N0201 H06W0103
arc: N3_V06N0003 H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 H01E0001

.tile R32C10:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R32C13:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R32C15:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N3_V06S0303

.tile R32C16:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0401 N3_V06S0203

.tile R32C17:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R32C18:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R32C20:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R32C21:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R32C22:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R32C24:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R32C25:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R32C26:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R32C28:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R32C2:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R32C31:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R32C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R32C5:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R32C6:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R32C7:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103

.tile R32C8:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R32C9:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R33C10:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R33C12:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R33C13:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0003 N3_V06S0303

.tile R33C15:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003

.tile R33C16:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R33C18:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R33C19:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R33C20:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R33C21:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R33C22:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003

.tile R33C23:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R33C24:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R33C25:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R33C28:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0401 N3_V06S0203

.tile R33C3:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R33C6:PLC2
arc: N3_V06N0003 S1_V02N0301

.tile R33C8:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R33C9:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R34C10:PLC2
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N1_V02S0501

.tile R34C11:PLC2
arc: N3_V06N0003 S1_V02N0001

.tile R34C13:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile R34C15:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R34C16:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R34C17:PLC2
arc: N3_V06N0303 S1_V02N0601
arc: V01S0100 N3_V06S0303

.tile R34C19:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103

.tile R34C21:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R34C22:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R34C24:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R34C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R34C26:PLC2
arc: S1_V02S0001 H02E0001
arc: S3_V06S0303 N3_V06S0303

.tile R34C28:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R34C29:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R34C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R34C30:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R34C31:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R34C32:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R34C33:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R34C34:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R34C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R34C4:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R34C6:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0301 H02W0301
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R34C7:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: W1_H02W0301 V06S0003

.tile R34C8:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401

.tile R34C9:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R35C10:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101

.tile R35C11:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303

.tile R35C12:PLC2
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02E0501

.tile R35C13:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 N1_V01S0000

.tile R35C14:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203

.tile R35C15:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0201 N3_V06S0103

.tile R35C16:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303

.tile R35C17:PLC2
arc: S1_V02S0701 N1_V01S0100

.tile R35C18:PLC2
arc: S1_V02S0401 W1_H02E0401

.tile R35C19:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000

.tile R35C20:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R35C21:PLC2
arc: S1_V02S0101 W1_H02E0101

.tile R35C22:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N1_V02S0701

.tile R35C23:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 V01N0101

.tile R35C24:PLC2
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N3_V06S0203

.tile R35C25:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701

.tile R35C26:PLC2
arc: W1_H02W0701 V06S0203
arc: A4 S1_V02N0101
arc: B4 V02N0501
arc: C4 V02S0001
arc: D4 V02N0601
arc: F4 F4_SLICE
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R35C27:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 N3_V06S0203

.tile R35C28:PLC2
arc: S1_V02S0401 N1_V02S0401

.tile R35C29:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R35C30:PLC2
arc: S1_V02S0701 H06E0203

.tile R35C32:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R35C33:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R35C34:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R35C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R35C4:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303

.tile R35C5:PLC2
arc: S1_V02S0001 H02E0001

.tile R35C6:PLC2
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: A0 E1_H01E0001
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A6 F5
arc: B0 V02S0301
arc: B2 H02W0101
arc: B3 V02S0301
arc: B4 S1_V02N0501
arc: B5 H02W0101
arc: B6 E1_H02W0101
arc: C0 E1_H02W0401
arc: C2 W1_H02E0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: C6 V00B0100
arc: D0 V02N0201
arc: D2 S1_V02N0201
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: V00T0000 F2
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1101000001010000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100010001000100
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1100010001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R35C7:PLC2
arc: S1_V02S0001 H06E0003
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103

.tile R35C8:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0401 N1_V02S0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401

.tile R35C9:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 H02E0701
arc: W1_H02W0001 S1_V02N0001

.tile R36C10:PLC2
arc: H00R0100 N1_V02S0501
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: A0 H02W0501
arc: A1 S1_V02N0701
arc: A2 V02N0701
arc: A3 H02W0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 V00T0100
arc: A7 N1_V02S0101
arc: B0 E1_H02W0101
arc: B1 H02E0101
arc: B2 V02N0101
arc: B3 H00R0100
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: B6 S1_V02N0701
arc: B7 N1_V02S0501
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: D0 S1_V02N0201
arc: D1 H02W0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0303 F6
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W1_H02W0401 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C11:PLC2
arc: N1_V02N0001 H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701

.tile R36C12:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02N0401

.tile R36C13:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0203 E3_H06W0103

.tile R36C14:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0303

.tile R36C15:PLC2
arc: E1_H02E0001 V02N0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 V01N0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203

.tile R36C16:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0701 N3_V06S0203

.tile R36C17:PLC2
arc: H00L0100 H02W0301
arc: H00R0100 V02N0501
arc: V00B0100 H02W0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A4 V02N0101
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 H00L0100
arc: C2 V02N0601
arc: C4 V01N0101
arc: C5 H02E0601
arc: C6 V02N0201
arc: C7 V00B0100
arc: D0 V02N0001
arc: D1 E1_H02W0201
arc: D2 W1_H02E0001
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0601 F4
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R36C18:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R36C19:PLC2
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003

.tile R36C20:PLC2
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R36C21:PLC2
arc: V01S0100 N3_V06S0303
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103

.tile R36C22:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 N3_V06S0203

.tile R36C23:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0701 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: A1 V02S0701
arc: B1 W1_H02E0101
arc: C1 E1_H02W0401
arc: D1 H02E0201
arc: F1 F1_SLICE
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: V01S0100 N3_V06S0303
arc: A0 V02N0701
arc: A2 H02E0701
arc: A5 V02N0301
arc: B0 V02N0301
arc: B2 E1_H02W0301
arc: B5 V02N0501
arc: C0 S1_V02N0401
arc: C2 V02N0401
arc: C5 V02N0001
arc: D0 V02N0201
arc: D2 H02E0201
arc: D5 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000110111111101
word: SLICEC.K1.INIT 1000000011001100
word: SLICEB.K0.INIT 1010001000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C25:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 E3_H06W0203
arc: A0 V02S0701
arc: A2 V00T0000
arc: A3 V02S0701
arc: B0 V02N0101
arc: B2 V01N0001
arc: B3 V02N0301
arc: C0 V02N0401
arc: C2 S1_V02N0401
arc: C3 E1_H01W0000
arc: D0 F2
arc: D2 V02N0201
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: N3_V06N0003 F0
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 1000101000001010
word: SLICEB.K0.INIT 0101110001011111
word: SLICEA.K0.INIT 1000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R36C26:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 H02W0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: A0 H02E0501
arc: A1 V02N0501
arc: A3 H02W0701
arc: A4 F5
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: B3 V01N0001
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 E1_H02W0101
arc: C0 V02N0401
arc: C1 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 H02W0401
arc: C6 H02E0401
arc: D0 H02E0001
arc: D1 V02N0001
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 V02N0601
arc: D6 H02W0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 0000010101010101
word: SLICED.K0.INIT 0111001001110111
word: SLICEC.K1.INIT 0101110001011111
word: SLICEC.K0.INIT 1101010100000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C27:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: A7 N1_V01N0101
arc: B2 V02N0301
arc: B3 V01N0001
arc: B7 H02W0301
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C7 E1_H02W0401
arc: D2 H02W0001
arc: D3 H02W0001
arc: D7 V02N0601
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M2 V00B0100
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0100111001011111
word: SLICEB.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0000001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R36C28:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 H02E0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 V02N0701
arc: A1 V02N0501
arc: B1 H02E0101
arc: C1 N1_V01N0001
arc: D1 V00B0100
arc: F1 F1_SLICE
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C29:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601

.tile R36C30:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 W1_H02E0401

.tile R36C31:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501

.tile R36C33:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701

.tile R36C3:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303

.tile R36C4:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303

.tile R36C5:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0701 W1_H02E0701

.tile R36C6:PLC2
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 V02S0201
arc: A0 H00L0000
arc: A1 E1_H01E0001
arc: A2 H02E0501
arc: A3 H02W0501
arc: A4 S1_V02N0101
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 V02S0101
arc: B0 V02N0101
arc: B1 E1_H02W0101
arc: B4 W1_H02E0101
arc: B5 E1_H02W0101
arc: B6 E1_H02W0301
arc: B7 V02N0701
arc: C0 H00L0100
arc: C1 E1_H02W0601
arc: C2 V02N0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 E1_H01E0101
arc: C6 H02W0401
arc: C7 S1_V02N0201
arc: D0 V02S0201
arc: D1 H02W0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 H02W0001
arc: D6 F0
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M2 V00B0000
arc: N1_V02N0301 F1
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1000000011110000
word: SLICEA.K1.INIT 1101010100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1000111100000000
word: SLICEB.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 0000010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R36C7:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0101 H06W0103
arc: N3_V06N0003 H06W0003
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: A3 V02N0701
arc: A4 V00B0000
arc: A5 V00B0000
arc: B3 V02N0301
arc: C3 S1_V02N0601
arc: C4 V02N0001
arc: C5 V02N0001
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 V02N0601
arc: E1_H02E0101 F3
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M4 V00B0100
arc: N3_V06N0203 F4
word: SLICEC.K0.INIT 0000101001011111
word: SLICEC.K1.INIT 0000000001011111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C8:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A6 E1_H01W0000
arc: B6 H02E0101
arc: C6 H02W0401
arc: D6 V02S0401
arc: F6 F6_SLICE
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 1011001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R36C9:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 V01N0001
arc: C3 S1_V02N0601
arc: D3 W1_H02E0201
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: N3_V06N0003 F3
word: SLICEB.K1.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R38C10:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203

.tile R38C11:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 H06E0003

.tile R38C12:PLC2
arc: N1_V02N0301 H06E0003

.tile R38C13:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301

.tile R38C15:PLC2
arc: N1_V02N0601 N1_V01S0000

.tile R38C16:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303

.tile R38C17:PLC2
arc: N1_V02N0501 H02W0501

.tile R38C18:PLC2
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303

.tile R38C20:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R38C22:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 S1_V02N0601

.tile R38C24:PLC2
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203

.tile R38C25:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0301 N3_V06S0003

.tile R38C26:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203

.tile R38C27:PLC2
arc: N1_V02N0101 H02E0101

.tile R38C28:PLC2
arc: E1_H02E0301 N3_V06S0003

.tile R38C29:PLC2
arc: N1_V02N0301 H02E0301

.tile R38C31:PLC2
arc: E1_H02E0301 N3_V06S0003

.tile R38C33:PLC2
arc: N1_V02N0301 W1_H02E0301

.tile R38C34:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R38C3:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 V06S0303

.tile R38C4:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 H02E0601

.tile R38C6:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303

.tile R38C7:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N1_V01S0000

.tile R38C8:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R38C9:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303

.tile R39C12:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R39C13:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R39C16:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R39C20:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R39C22:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R39C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R3C10:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 E1_H02W0101
arc: E3_H06E0103 W3_H06E0003
arc: A1 F5
arc: A5 E1_H02W0501
arc: A6 H02E0701
arc: B1 H00R0100
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: B7 W1_H02E0101
arc: C1 H02W0601
arc: C3 H00L0000
arc: C5 H02E0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D5 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0301 F1
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: H00L0100 E1_H02W0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: A0 N1_V02S0701
arc: A5 V02N0301
arc: B0 H02W0301
arc: B3 E1_H01W0100
arc: B4 N1_V02S0701
arc: B6 H02E0101
arc: C0 W1_H02E0401
arc: C3 V02N0601
arc: C5 V02N0001
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: E1_H01E0101 Q5
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H01W0100 F0
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F4
arc: V00B0000 F6
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C12:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 E1_H02W0001
arc: S1_V02S0301 H02E0301
arc: S3_V06S0103 H06W0103
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: A0 V02N0701
arc: B0 W1_H02E0301
arc: B2 H02E0101
arc: B3 V02S0101
arc: C0 V02N0401
arc: C3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D3 F0
arc: D4 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR1 V00T0000
arc: M2 W1_H02E0601
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F4
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R3C13:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V06N0203
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 S1_V02N0501
arc: A1 H01E0001
arc: B1 V02N0301
arc: C0 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1110111001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R3C14:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V06N0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0303 E3_H06W0303

.tile R3C15:PLC2
arc: E1_H02E0401 V06N0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: A1 S1_V02N0701
arc: A7 N1_V01N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 W1_H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F7
arc: S3_V06S0303 Q5
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 0010101000100010
word: SLICED.K1.INIT 1111000011111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C16:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 V06N0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0100 H02E0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: E3_H06E0003 W3_H06E0003
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: A5 F7
arc: A6 F5
arc: A7 Q7
arc: B2 H02W0301
arc: B3 Q3
arc: B5 F3
arc: B6 V02N0501
arc: B7 H02W0301
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C5 V00T0000
arc: C6 S1_V02N0001
arc: C7 E1_H02W0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D3 S1_V02N0201
arc: D5 H02W0201
arc: D6 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0001 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 W1_H02E0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0401 Q4
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0000 Q5
arc: V01S0100 Q6
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0101011010011010
word: SLICED.K1.INIT 0100011110111000
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0110010101101010
word: SLICED.K0.INIT 1000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R3C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: A0 F5
arc: A1 V02N0701
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A5 Q5
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B1 F3
arc: B3 H02W0301
arc: B4 H02E0101
arc: B7 S1_V02N0701
arc: C0 F4
arc: C1 S1_V02N0601
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 V02N0201
arc: C7 E1_H02W0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F1
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q6
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 Q3
arc: V01S0100 F7
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 1100100101100011
word: SLICEC.K0.INIT 1101001010000111
word: SLICEC.K1.INIT 0101000001011111
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1100011010010011
word: SLICEA.K0.INIT 0110000000000000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R3C18:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: A2 E1_H01E0001
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 F7
arc: A7 Q7
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 S1_V02N0701
arc: B5 F3
arc: B7 H02E0101
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 F4
arc: C7 V00T0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 S1_V02N0001
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 F2
arc: D7 H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 F1
arc: M0 H01E0001
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0010001100100000
word: SLICED.K1.INIT 0000101100001000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000101100001000
word: SLICEC.K0.INIT 0000110100001000
word: SLICEA.K1.INIT 0000111100001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C19:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 V02S0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02S0601
arc: A1 V02N0501
arc: A2 V02N0501
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 V02N0001
arc: D4 V02N0601
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0101 Q4
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: S1_V02S0301 F1
arc: S3_V06S0203 Q7
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1111111011011100
word: SLICEC.K1.INIT 1111111011001110
word: SLICED.K0.INIT 1111010100110001
word: SLICED.K1.INIT 1000110010101111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000110010101111
word: SLICEB.K0.INIT 1000110010101111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C20:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 H02E0601
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V06N0203
arc: A2 H02W0701
arc: A3 V00T0000
arc: A5 F7
arc: B0 H02E0101
arc: B3 H01W0100
arc: B5 F3
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 E1_H01W0000
arc: C3 V02S0401
arc: C5 H02E0401
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 H01E0101
arc: D3 V02S0201
arc: D5 V01N0001
arc: D7 V00B0000
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q6
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q6
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111010111110101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1010010100100001
word: SLICED.K1.INIT 1111000000001111
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100111111001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C21:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V01N0001
arc: E3_H06E0203 V01N0001
arc: H00L0100 H02W0101
arc: H00R0100 H02E0701
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0100
arc: A2 V00T0000
arc: B0 V02N0101
arc: B2 V02S0101
arc: C0 H02W0401
arc: C2 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 N1_V02S0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000101000001100
word: SLICEB.K0.INIT 0000000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R3C22:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0601 S3_V06N0303
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: A0 F5
arc: A5 V02N0101
arc: B0 H00R0100
arc: C0 H02W0601
arc: D0 N1_V02S0201
arc: D5 H02E0001
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0000
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0101010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R3C23:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 E1_H01W0100
arc: H00R0100 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0401 H06E0203
arc: S3_V06S0203 H06E0203
arc: W1_H02W0601 S1_V02N0601
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A5 E1_H01W0000
arc: A6 V02N0101
arc: B2 S1_V02N0301
arc: B4 S1_V02N0701
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02N0601
arc: C6 E1_H02W0401
arc: D2 V02N0201
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V00B0000 F6
word: SLICED.K0.INIT 0000000101010001
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K1.INIT 0011001101010101
word: SLICEB.K0.INIT 1111000011000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R3C24:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A5 V00B0000
arc: A7 E1_H01W0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B5 H01E0101
arc: B6 S1_V02N0501
arc: B7 W1_H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 H02E0301
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: V00B0000 F6
arc: V01S0100 F6
word: SLICED.K1.INIT 0100010001110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE RAMW

.tile R3C25:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 W1_H02E0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 H02E0101
arc: B7 V01S0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 V00T0100
arc: C7 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V00B0000
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR1 H02E0501
arc: S1_V02S0301 F1
arc: V01S0100 F0
arc: W1_H02W0101 F3
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000011
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R3C26:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 H02E0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06N0203
arc: E1_H02E0401 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 H00L0000
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 V00B0100
arc: B7 F1
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 H02E0401
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 E1_H02W0001
arc: D6 H02W0001
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR1 H02W0501
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S3_V06S0203 F7
word: SLICED.K0.INIT 0101000001011111
word: SLICED.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C27:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 H02E0501
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 V00B0100
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V02N0201
arc: C7 H02E0601
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR1 H02W0301
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: S1_V02S0101 F3
arc: V00B0000 F6
arc: V00B0100 F7
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W1_H02W0701 F7
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000001010101
word: SLICED.K1.INIT 0000000000001111
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R3C28:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06N0303
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: A7 V02N0101
arc: B2 V02N0101
arc: B7 N1_V01S0000
arc: C2 W1_H02E0601
arc: C5 S1_V02N0001
arc: C7 V02S0201
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 S1_V02N0201
arc: D5 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: N1_V02N0501 F5
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011001100111111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K1.INIT 0000010100010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C29:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A4 E1_H02W0501
arc: B4 N1_V01S0000
arc: C4 V02S0001
arc: D4 H02E0201
arc: F4 F4_SLICE
arc: S1_V02S0601 F4
word: SLICEC.K0.INIT 0000000000100111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C2:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0001
arc: A0 V02N0701
arc: B0 V02N0301
arc: C0 H00L0000
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICED.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 0111100011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R3C31:PLC2
arc: N1_V02N0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100

.tile R3C32:PLC2
arc: H01W0100 W3_H06E0303

.tile R3C3:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02S0201
arc: N1_V02N0001 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0401
arc: W1_H02W0301 H01E0101
arc: A4 V00B0000
arc: A5 V02S0301
arc: A6 H02E0701
arc: A7 H02E0501
arc: B0 H02E0301
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR1 W1_H02E0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S3_V06S0203 F4
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0110011001101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C4:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: A2 V00B0000
arc: A3 V02N0701
arc: A5 V02S0101
arc: A7 N1_V01S0100
arc: B0 V02S0301
arc: B1 Q1
arc: B4 H02E0101
arc: B6 N1_V01S0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0601 F6
arc: V01S0000 F7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C5:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: A0 V02S0701
arc: A5 S1_V02N0301
arc: A7 N1_V01S0100
arc: B1 V00B0000
arc: B2 V01N0001
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B6 S1_V02N0701
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: S1_V02S0501 F5
arc: S3_V06S0303 F6
arc: V01S0000 F2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0110011001101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C6:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00T0000
arc: A5 S1_V02N0101
arc: B4 H02W0101
arc: B6 N1_V01S0000
arc: B7 W1_H02E0301
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C7:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: A0 V02S0501
arc: A1 V02N0501
arc: A7 E1_H02W0501
arc: CLK0 G_HPBX0000
arc: D7 V02S0601
arc: E1_H02E0001 Q2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0100 F7
word: SLICED.K1.INIT 1010101011111111
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R3C8:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06N0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 E1_H01W0000
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0003 E1_H02W0001
arc: A2 H02W0701
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: B2 E1_H02W0101
arc: C1 N1_V01S0100
arc: C2 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 V02N0201
arc: D5 H02E0001
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0100 F1
arc: LSR1 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0701 F5
arc: V00B0000 F4
arc: V01S0000 F2
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0101010101010101
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R3C9:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V06N0203
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V06N0203
arc: A0 V02N0501
arc: A2 N1_V02S0701
arc: A5 Q5
arc: B0 E1_H02W0301
arc: B2 V02S0301
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C2 W1_H02E0401
arc: C4 H02W0401
arc: C5 H02E0401
arc: C7 V02S0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 V02N0201
arc: D4 W1_H02E0201
arc: D5 S1_V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q3
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C13:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R40C22:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R40C34:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R45C3:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R47C3:PLC2
arc: S1_V02S0001 N1_V02S0001

.tile R4C10:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 V02N0501
arc: A1 E1_H02W0701
arc: A2 E1_H02W0501
arc: A4 V00T0000
arc: B3 H00L0000
arc: B5 S1_V02N0501
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M1 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C11:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 H01E0101
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00R0000
arc: A4 V00T0100
arc: A6 V02N0101
arc: A7 H02E0701
arc: B1 V02N0301
arc: B4 S1_V02N0501
arc: B6 S1_V02N0701
arc: C4 V02N0201
arc: C6 V00T0000
arc: C7 H02W0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D4 V02N0401
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0000
arc: M3 H00L0100
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: S1_V02S0001 Q0
arc: S3_V06S0303 Q5
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0100 Q7
arc: W1_H02W0201 Q0
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C12:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 H02E0701
arc: A6 N1_V01S0100
arc: A7 V02S0301
arc: B0 V02N0101
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: B6 S1_V02N0701
arc: B7 H02E0301
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: C5 V02S0001
arc: C6 Q6
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D3 N1_V01S0000
arc: D5 V02N0401
arc: D6 H00L0100
arc: D7 H01W0000
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: S3_V06S0003 F0
arc: V01S0000 F4
arc: V01S0100 Q3
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0011001100000000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C13:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: A2 W1_H02E0501
arc: A3 V00T0000
arc: B0 V02N0101
arc: C3 E1_H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D3 V02S0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0011001100000000
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C14:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02N0301
arc: N1_V02N0201 S3_V06N0103
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: S1_V02S0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: B0 V00B0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C15:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 H02E0301
arc: B3 Q3
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C16:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02S0301
arc: H00R0100 V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: B0 V00T0000
arc: B1 Q1
arc: C5 H02E0601
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D5 W1_H02E0001
arc: E1_H01E0001 Q5
arc: E1_H02E0501 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R4C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 V06N0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0601 H01E0001
arc: A0 H00L0100
arc: A3 H00L0100
arc: A5 F7
arc: A6 V02N0101
arc: A7 H00R0000
arc: B0 H02E0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B5 H02W0101
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C2 V02S0401
arc: C3 H00L0000
arc: C5 V01N0101
arc: C6 H02W0401
arc: C7 V00B0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 V02S0001
arc: D3 H02W0201
arc: D5 F2
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M4 V00T0000
arc: M6 W1_H02E0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00B0000 F6
arc: V00T0000 F0
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 0011100101101100
word: SLICED.K0.INIT 0010000001110000
word: SLICEA.K0.INIT 1100111011011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100000001001100
word: SLICEC.K1.INIT 0000000100000100
word: SLICEB.K0.INIT 0000110000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C18:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0303 H06W0303
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 F5
arc: A4 H02W0701
arc: A5 V00T0100
arc: A7 S1_V02N0301
arc: B0 H02E0101
arc: B1 F3
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: B5 S1_V02N0701
arc: B7 N1_V01S0000
arc: C0 V02S0401
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C3 F4
arc: C4 H02E0401
arc: C5 V02S0201
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H01E0101
arc: D2 H02W0201
arc: D3 F2
arc: D4 V02N0601
arc: D5 V02N0401
arc: D6 E1_H02W0201
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F1
arc: LSR1 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: V00B0000 F6
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000110000111111
word: SLICEB.K0.INIT 0100000001110000
word: SLICED.K1.INIT 0010000000101010
word: SLICEA.K1.INIT 0000000001001000
word: SLICEC.K1.INIT 0011000100100000
word: SLICEC.K0.INIT 0100010101000000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C19:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 S1_V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0301 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A1 F5
arc: A2 H02E0501
arc: A3 V02N0701
arc: A5 H02E0501
arc: A6 N1_V01S0100
arc: B1 F3
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 N1_V01S0000
arc: B5 S1_V02N0701
arc: C1 F4
arc: C2 H00R0100
arc: C3 E1_H02W0601
arc: C5 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0003 F0
arc: V00B0000 F6
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 1101110100001101
word: SLICEB.K0.INIT 1011101100001011
word: SLICEC.K0.INIT 1100110000110011
word: SLICEB.K1.INIT 1011000010111011
word: SLICED.K0.INIT 1010101001010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C20:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 H06W0103
arc: V00T0000 H02W0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S3_V06N0303
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: A1 E1_H02W0501
arc: A5 E1_H01W0000
arc: B1 S1_V02N0301
arc: B5 N1_V01S0000
arc: C1 N1_V01S0100
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0001
arc: D5 V02N0401
arc: E1_H01E0001 Q5
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0701 Q5
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100010000110001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C21:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: W1_H02W0601 N1_V01S0000
arc: A3 H02E0701
arc: A4 S1_V02N0101
arc: A5 V00T0100
arc: A6 V00T0100
arc: B3 Q3
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 V00B0100
arc: C0 V02N0601
arc: C3 H02E0401
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 S1_V02N0201
arc: D4 H02E0201
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 Q5
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M3 H01W0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N3_V06N0303 F5
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: W1_H02W0201 Q0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111100001111
word: SLICED.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 1000000001000000
word: SLICEC.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 1001000000001001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C22:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H01E0001
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: A0 W1_H02E0501
arc: A1 F5
arc: A5 H02E0501
arc: B5 N1_V02S0501
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C5 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H01E0101
arc: D5 H02E0201
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0301 F1
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V01S0100 Q0
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 1000001001000001
word: SLICEA.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0203 W1_H02E0701
arc: H00R0100 V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H01E0001
arc: V00B0100 V02N0101
arc: H01W0100 W3_H06E0303
arc: A2 V02S0701
arc: A3 V01N0101
arc: A6 V02N0101
arc: C3 S1_V02N0401
arc: C6 H02W0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 1111101011111010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C24:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0000 H02E0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06W0003
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: A3 H02W0701
arc: A6 V02N0101
arc: A7 V02N0101
arc: B3 H02W0101
arc: B6 W1_H02E0101
arc: B7 W1_H02E0101
arc: C0 S1_V02N0601
arc: C3 S1_V02N0401
arc: C6 V02N0001
arc: C7 V02N0001
arc: D0 H02E0201
arc: D3 V02S0201
arc: D6 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: N1_V02N0201 F0
arc: S3_V06S0303 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111100000100
word: SLICED.K1.INIT 1111111100000100
word: SLICEB.K1.INIT 0000001000000111
word: SLICEA.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R4C25:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: B2 V02N0301
arc: B6 N1_V01S0000
arc: C2 H02E0401
arc: C5 V02S0001
arc: C6 H02E0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H00R0000
arc: D4 V00B0000
arc: D6 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000111100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000111100111111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C26:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A2 F5
arc: A3 F5
arc: A5 E1_H02W0701
arc: A6 V02S0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V02N0701
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C5 V02S0201
arc: C6 V00B0100
arc: C7 V00T0100
arc: D2 H00R0000
arc: D3 H02E0201
arc: D5 V02N0401
arc: D6 V02N0401
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S3_V06S0103 F1
arc: V01S0000 F6
word: SLICED.K0.INIT 0000000010101100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101110101010
word: SLICEB.K1.INIT 1010101110101010
word: SLICEC.K1.INIT 0000000011100100
word: SLICED.K1.INIT 0000001100000011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R4C27:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: A0 V02N0701
arc: B2 H02W0101
arc: B6 S1_V02N0501
arc: C0 W1_H02E0601
arc: C2 W1_H02E0601
arc: C6 E1_H02W0601
arc: D0 E1_H02W0001
arc: D1 S1_V02N0001
arc: D2 N1_V02S0001
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000001111111111
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100000011110011
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1010000011110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R4C28:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 S3_V06N0103
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02W0501
arc: A5 V00T0100
arc: A6 N1_V01N0101
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 S1_V02N0701
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 W1_H02E0601
arc: C5 V00B0100
arc: C6 H02E0401
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 E1_H01W0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: N1_V01N0101 F1
arc: V01S0000 F6
arc: W1_H02W0001 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000111000000010
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C29:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W1_H02W0401 W3_H06E0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: A5 H02E0701
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V02S0501
arc: B5 H00R0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 H02W0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR1 W1_H02E0501
arc: N1_V02N0601 F6
arc: V00B0000 F6
arc: V01S0000 F2
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C2:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0401
arc: W1_H02W0701 V02S0701
arc: A0 H00R0000
arc: A3 H02W0701
arc: B0 H01W0100
arc: B3 E1_H01W0100
arc: C0 V02S0401
arc: C3 N1_V01S0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D3 V02N0201
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000011001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C30:PLC2
arc: W1_H02W0001 H01E0001
arc: W1_H02W0601 V02N0601

.tile R4C31:PLC2
arc: N1_V02N0701 S1_V02N0601
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601

.tile R4C3:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0201 N1_V01S0000
arc: S3_V06S0003 H06W0003
arc: V00B0000 S1_V02N0201
arc: W1_H02W0701 E1_H01W0100
arc: B0 V00B0000
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 H02E0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 F1
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C4:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0201
arc: H00R0100 V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06W0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V02S0301
arc: B2 H01W0100
arc: C2 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 H02E0001
arc: D3 H02W0001
arc: D7 W1_H02E0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0301 F3
arc: V00B0100 F7
arc: W1_H02W0001 Q2
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0011110011001100
word: SLICED.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C5:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 N1_V02S0001
arc: A0 V02N0501
arc: A2 V02S0501
arc: B0 V02N0101
arc: B4 N1_V01S0000
arc: C0 V02N0601
arc: C2 N1_V02S0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D4 N1_V02S0601
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: V01S0100 Q2
word: SLICEC.K0.INIT 1100110011111111
word: SLICEB.K0.INIT 1010111110101111
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C6:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02N0701
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0601 E3_H06W0303
arc: V00T0100 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: A3 H02E0501
arc: A7 V02S0101
arc: B3 S1_V02N0101
arc: B7 V02N0501
arc: C3 H02E0601
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D3 V02N0201
arc: D5 N1_V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 F5
arc: E3_H06E0103 F2
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V00B0100 F7
arc: V01S0100 Q4
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C7:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W1_H02E0101
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02S0701
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 N1_V02S0301
arc: A7 N1_V02S0101
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 E1_H02W0201
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C8:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02E0201
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: A0 S1_V02N0501
arc: A3 H01E0001
arc: A6 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B4 V02N0701
arc: B5 V02N0501
arc: B7 V00B0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H02E0401 F6
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: LSR1 H02E0301
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 F7
arc: S3_V06S0103 F1
arc: V01S0000 F3
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C9:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02N0701
arc: A0 H02E0501
arc: A4 E1_H02W0701
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 E1_H02W0101
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M3 H02W0201
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V01S0000 Q5
arc: V01S0100 F0
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C10:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 H01E0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 H02W0701
arc: A2 S1_V02N0701
arc: A5 V02N0101
arc: A7 H02E0701
arc: B0 S1_V02N0101
arc: B2 V02S0301
arc: B5 H02E0101
arc: C0 E1_H02W0601
arc: C2 H02E0401
arc: C5 N1_V02S0001
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 S1_V02N0201
arc: D4 H00L0100
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0000 Q3
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1010110010101100
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C11:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A0 E1_H02W0701
arc: A3 V00B0000
arc: B0 V02N0101
arc: C0 E1_H02W0401
arc: C3 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 V00B0100
arc: D3 H02W0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F0
arc: H01W0100 Q4
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V01S0000 Q5
arc: V01S0100 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C12:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0203 V06N0203
arc: H00R0000 V02N0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A3 V00B0000
arc: B0 W1_H02E0101
arc: C3 N1_V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 H02E0001
arc: D3 V02S0001
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M5 H00L0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0501 Q5
arc: S1_V02S0201 Q0
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0011001100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C13:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0401 W3_H06E0203
arc: B0 F1
arc: B3 V02S0101
arc: B6 V01S0000
arc: C0 H02W0601
arc: C1 F6
arc: C3 H00L0000
arc: C6 E1_H01E0101
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 V00T0100
arc: D3 H02W0201
arc: D6 E1_H01W0100
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: LSR0 V00T0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011000000110011
word: SLICEA.K1.INIT 1111111100001111
word: SLICED.K0.INIT 1111111111001111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R5C14:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0203 H06W0203
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 N1_V02S0601
arc: A3 V02N0701
arc: A5 F7
arc: A7 V02N0301
arc: B3 V01N0001
arc: B5 E1_H02W0301
arc: B7 N1_V01S0000
arc: C0 N1_V02S0601
arc: C3 N1_V02S0601
arc: C5 V01N0101
arc: C7 S1_V02N0001
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D3 V02N0201
arc: D5 S1_V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1000111100001111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 1110111011101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1011111110111011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C15:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 E1_H02W0701
arc: A4 V02S0101
arc: A7 H00R0000
arc: B0 H02W0101
arc: B1 S1_V02N0101
arc: B3 V02S0301
arc: B4 V02S0501
arc: B7 N1_V01S0000
arc: C0 W1_H02E0401
arc: C1 S1_V02N0601
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C7 F4
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D3 V02S0201
arc: D4 V02S0401
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000000010000
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000011
word: SLICEA.K1.INIT 0000110000000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R5C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: A1 H02E0501
arc: A6 W1_H02E0501
arc: A7 H02E0501
arc: B1 V02N0101
arc: B6 H02E0301
arc: B7 V02N0701
arc: C1 V02N0401
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S1_V02S0101 Q3
arc: S3_V06S0303 F6
arc: V01S0000 F1
arc: V01S0100 Q7
arc: W1_H02W0101 F1
word: SLICED.K0.INIT 0011001100100000
word: SLICED.K1.INIT 1111110110111111
word: SLICEA.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C17:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0701 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: A1 V02N0701
arc: A4 V00T0100
arc: A5 V00T0100
arc: A6 F5
arc: A7 V00T0100
arc: B1 S1_V02N0101
arc: B3 Q3
arc: B4 E1_H02W0101
arc: B6 F3
arc: B7 H02W0301
arc: C1 V02S0401
arc: C3 W1_H02E0601
arc: C4 Q4
arc: C5 V02S0001
arc: C6 H02E0401
arc: C7 E1_H02W0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D3 V01S0100
arc: D4 N1_V02S0601
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 F7
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 F6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: S3_V06S0303 Q6
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0601 Q6
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0010011100000000
word: SLICEC.K1.INIT 0000101001011111
word: SLICED.K0.INIT 0000000001001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011000100100000
word: SLICEB.K1.INIT 1111001111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R5C18:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H06W0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E3_H06W0203
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C6 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000011
word: SLICEA.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 0000000000000011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C19:PLC2
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0301
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02S0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0501
arc: A1 N1_V02S0701
arc: A4 V02N0101
arc: A5 V02S0301
arc: A6 N1_V02S0301
arc: A7 Q7
arc: B1 H02W0301
arc: B2 W1_H02E0301
arc: B4 H02W0101
arc: C0 W1_H02E0401
arc: C2 V02S0401
arc: C4 V02S0001
arc: C6 F4
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D4 N1_V02S0401
arc: D5 E1_H02W0001
arc: D6 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: W1_H02W0001 Q0
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1010101011111111
word: SLICEC.K0.INIT 1010001001010001
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R5C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 V06S0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H01E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V06N0203
arc: A3 S1_V02N0701
arc: B3 E1_H02W0101
arc: C0 V02N0401
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 W1_H02E0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 F2
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1011111000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C21:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: N1_V02N0001 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02S0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V02S0001
arc: C5 H02E0601
arc: C6 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 V02N0601
arc: E1_H01E0001 F1
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: S1_V02S0301 F3
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICED.K0.INIT 1000000000100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C22:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H02W0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: A0 V02N0501
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 S1_V02N0101
arc: A6 H00R0000
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H02W0301
arc: B5 H02W0301
arc: C0 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 S1_V02N0401
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000101011111010
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0010000000000000
word: SLICEC.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0100000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02W0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: S1_V02S0601 W3_H06E0303
arc: A0 H02E0501
arc: A1 S1_V02N0701
arc: A2 V02N0501
arc: A3 S1_V02N0701
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 W1_H02E0701
arc: A7 F5
arc: B0 V01N0001
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 V02N0701
arc: B6 V00B0000
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 H02E0401
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 F0
arc: D4 H02W0001
arc: D5 V00B0000
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR0 H02E0301
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: V01S0000 F7
word: SLICEC.K1.INIT 0001001100000000
word: SLICED.K1.INIT 0000000000001010
word: SLICED.K0.INIT 0000001100010001
word: SLICEB.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0001000000110000
word: SLICEA.K0.INIT 0001000100110011
word: SLICEB.K0.INIT 0001000001010000
word: SLICEA.K1.INIT 0000000001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R5C24:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06W0103
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A2 F5
arc: A3 F5
arc: A4 H02E0501
arc: A5 N1_V02S0301
arc: A7 H02E0701
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 H02W0301
arc: B6 V02N0501
arc: C2 F4
arc: C3 F4
arc: C4 H02E0601
arc: C5 F4
arc: C7 H02E0401
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N3_V06N0303 F6
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0401 F4
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000000001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101010111010
word: SLICEB.K1.INIT 1010101010111010
word: SLICEC.K1.INIT 0000110000001010
word: SLICEC.K0.INIT 1000000000100000
word: SLICED.K0.INIT 0000000000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R5C25:PLC2
arc: E1_H02E0001 H01E0001
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 S1_V02N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 V02N0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: A4 H02E0701
arc: A5 W1_H02E0701
arc: A7 W1_H02E0701
arc: B4 H02E0101
arc: C2 H02W0401
arc: C3 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C7 F4
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 V01S0100
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 H02E0601
arc: S3_V06S0103 F1
arc: V01S0100 F7
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111100000000
word: SLICEC.K0.INIT 0001000001010000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000111100001111
word: SLICED.K1.INIT 0000000001010000
word: SLICEC.K1.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R5C26:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0701
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B2 V02S0101
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C6 W1_H02E0601
arc: C7 W1_H02E0601
arc: D2 H01E0101
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1100110011011100
word: SLICED.K1.INIT 1100110011011100
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 0011001101110111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C27:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0303 V06N0303
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0601 S1_V02N0601
arc: A2 F5
arc: A3 F5
arc: A5 V02S0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 V02N0701
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 E1_H02W0401
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101010111010
word: SLICEB.K1.INIT 1010101010111010
word: SLICEC.K1.INIT 0000000011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C28:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N3_V06N0303 V01N0101
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0501
arc: A2 H02E0501
arc: A3 E1_H02W0701
arc: A6 V02S0101
arc: B2 H02W0101
arc: B3 H02E0101
arc: B6 H02E0301
arc: C2 E1_H02W0401
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C5 V02S0201
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D6 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0101010101110111
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100010000
word: SLICEB.K1.INIT 1111111100000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C29:PLC2
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H06E0003
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0401 N1_V01S0000
arc: H01W0000 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: B2 H02E0101
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0100
arc: C6 V02N0001
arc: D2 V02N0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 W1_H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 0011001100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0011001100111111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C2:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 N1_V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C30:PLC2
arc: N1_V02N0601 H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R5C31:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: W1_H02W0601 W3_H06E0303

.tile R5C3:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: A2 V00T0000
arc: B2 H02W0101
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C2 H02E0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 V02N0001
arc: D7 F2
arc: E1_H01E0001 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0103 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: V00T0000 Q2
arc: V01S0100 Q2
word: SLICED.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1101000011011101
word: SLICEA.K0.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C4:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 H01E0001
arc: A0 H02W0501
arc: B0 E1_H01W0100
arc: C0 E1_H02W0401
arc: C2 W1_H02E0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 V02N0201
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: LSR0 H02W0301
arc: M0 H02W0601
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0501 F7
arc: S3_V06S0103 F2
arc: W1_H02W0201 F2
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R5C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 E1_H01W0100
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: B3 H00L0000
arc: B4 H00L0000
arc: C0 H02W0601
arc: C2 H02W0401
arc: C3 V02S0601
arc: C4 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D3 N1_V02S0001
arc: D4 V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0501 F7
arc: S3_V06S0003 F0
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R5C6:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: A0 H02W0701
arc: B0 V00B0000
arc: C0 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 V02S0001
arc: D5 H02E0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: M0 V00T0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: S1_V02S0701 F5
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R5C7:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: A0 H02W0701
arc: A2 V00T0000
arc: A4 N1_V01N0101
arc: A7 V02N0301
arc: B1 S1_V02N0301
arc: B4 E1_H02W0301
arc: B7 H02W0301
arc: C1 V02S0401
arc: C2 V02S0401
arc: C4 N1_V02S0201
arc: C7 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D2 V02N0001
arc: D4 H00L0100
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 W1_H02E0201
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0001 F0
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F0
arc: W1_H02W0001 F2
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000010101010
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R5C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06N0303
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 V06S0303
arc: A1 H01E0001
arc: A2 V02N0701
arc: A6 S1_V02N0101
arc: B2 H01W0100
arc: B5 N1_V01S0000
arc: B6 H02E0101
arc: C0 H02W0601
arc: C1 V02S0401
arc: C2 H02E0401
arc: C5 V02N0001
arc: C7 V02S0001
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 H01W0000
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F4
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0401 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q5
arc: V00T0100 F1
arc: V01S0000 F0
arc: V01S0100 Q7
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1000100000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R5C9:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: H00R0000 W1_H02E0601
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0501
arc: A2 H02E0501
arc: B0 E1_H02W0301
arc: B2 E1_H02W0101
arc: B4 V02N0701
arc: C0 W1_H02E0401
arc: C2 W1_H02E0401
arc: C4 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 H02E0001
arc: D4 W1_H02E0201
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V00B0000 F4
arc: V01S0000 Q7
arc: V01S0100 Q5
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C10:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V01N0101
arc: S1_V02S0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 S1_V02N0701
arc: A2 V00T0000
arc: A6 E1_H01W0000
arc: B0 E1_H01W0100
arc: B2 V02N0101
arc: C0 S1_V02N0401
arc: C2 S1_V02N0401
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 V01S0100
arc: D6 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q1
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F2
arc: V00B0000 F6
arc: V01S0000 Q1
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C11:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V02N0301
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00B0000
arc: A5 N1_V01N0101
arc: B2 V01N0001
arc: B4 H02E0101
arc: B5 H02W0301
arc: C0 E1_H02W0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0201
arc: D5 N1_V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q5
arc: S1_V02S0101 F1
arc: V00B0000 Q6
arc: V01S0000 Q0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1011101110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C12:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 S1_V02N0301
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: B0 V02S0101
arc: B1 V02N0301
arc: B3 H02E0301
arc: B5 H00L0000
arc: C3 V02N0401
arc: C4 W1_H02E0601
arc: C5 V02S0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 V02S0001
arc: D5 H00R0100
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0301 Q1
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q1
arc: S3_V06S0003 F0
arc: W1_H02W0101 F1
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 0011001100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C13:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V06N0203
arc: H00L0100 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: A1 N1_V02S0501
arc: B1 V02N0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02E0001
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C14:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E1_H01W0000
arc: V00T0100 V02N0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 H01E0101
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203
arc: A2 V00T0000
arc: A5 N1_V01N0101
arc: A7 E1_H02W0501
arc: B3 H02E0301
arc: B5 N1_V01S0000
arc: B7 F3
arc: C2 H02E0401
arc: C3 N1_V01S0100
arc: C5 V02N0001
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 V00T0100
arc: D3 H02E0001
arc: D5 H00L0100
arc: D7 V02N0601
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: N3_V06N0003 F3
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1100100001000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0111001101000000
word: SLICEB.K1.INIT 0000001100000000
word: SLICEB.K0.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 E1_H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: A3 E1_H02W0501
arc: B0 H02E0301
arc: C0 V02S0401
arc: C3 H00L0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D3 V02N0001
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0011000011000000
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R6C16:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: E1_H01E0001 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02S0701
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A5 V02S0301
arc: A6 F5
arc: A7 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 H02W0301
arc: B3 V02S0101
arc: B4 H02E0101
arc: B5 E1_H02W0301
arc: B6 F3
arc: B7 H02W0101
arc: C0 V02S0401
arc: C1 H02W0601
arc: C2 N1_V02S0601
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CE0 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 V02N0401
arc: D6 H00L0100
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: S3_V06S0103 Q2
arc: V01S0000 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 0010000001110000
word: SLICED.K1.INIT 0100000001001100
word: SLICEA.K1.INIT 0000100001001100
word: SLICED.K0.INIT 0000000000000100
word: SLICEB.K1.INIT 1101001010000111
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111110000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C17:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: E1_H02E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: A0 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A6 H02E0701
arc: B1 H02W0101
arc: C0 E1_H01W0000
arc: C1 S1_V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111010
word: SLICEA.K1.INIT 1111111111111100
word: SLICEB.K0.INIT 1111111111111010
word: SLICEB.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 E1_H02W0001
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0103 W3_H06E0103
arc: A0 V02S0501
arc: A3 V02N0501
arc: B1 V02S0101
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: CE0 H02E0101
arc: CE1 W1_H02E0101
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V02S0201
arc: E1_H01E0001 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: H01W0100 F3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C19:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02N0501
arc: A2 S1_V02N0501
arc: A6 H00L0000
arc: B0 H02W0101
arc: B6 V00T0000
arc: C0 H00L0100
arc: C1 H02W0401
arc: C2 W1_H02E0601
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D6 H02E0201
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0601 F6
arc: S1_V02S0001 F2
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
word: SLICEA.K0.INIT 1111101011101110
word: SLICED.K0.INIT 1000101011001111
word: SLICEB.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0000111100001111
word: SLICEA.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C20:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 V02N0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: B7 F1
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C6 V02N0001
arc: C7 V01N0101
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 F2
arc: D7 E1_H02W0201
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02W0501
arc: M7 H02E0201
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0601 F6
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R6C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 N1_V02S0501
arc: E1_H01E0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 W1_H02E0701
arc: A5 S1_V02N0101
arc: A6 N1_V01S0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 V02N0501
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 N1_V02S0401
arc: D5 H00R0100
arc: D6 F2
arc: D7 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S1_V02S0501 F7
arc: V01S0000 F3
arc: V01S0100 F6
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0101000001011111
word: SLICED.K1.INIT 0011000000111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R6C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 V01N0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A1 V01N0101
arc: A2 F5
arc: A4 V02S0301
arc: B0 W1_H02E0301
arc: B1 H02E0301
arc: B2 N1_V02S0101
arc: B3 V01N0001
arc: B4 H02E0301
arc: B5 H01E0101
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C4 Q4
arc: C5 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H02E0201
arc: D2 V02N0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D7 V02N0601
arc: E1_H01E0001 Q4
arc: E1_H02E0601 Q4
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F7
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: V01S0100 F4
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0010001011101110
word: SLICEB.K1.INIT 0011001100110011
word: SLICEC.K1.INIT 0000001111110011
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000100110001
word: SLICEA.K1.INIT 0000010000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C23:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02S0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: A0 F7
arc: A4 V02N0101
arc: A5 F7
arc: A6 F5
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 V01N0001
arc: B2 V01N0001
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: C2 F4
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: C6 V01N0101
arc: C7 V02N0201
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 V02N0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: N1_V01N0001 F7
arc: N1_V02N0001 F2
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: V01S0100 F7
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000010000001100
word: SLICEB.K0.INIT 0000000000110000
word: SLICED.K0.INIT 0000000000001010
word: SLICEC.K1.INIT 0000010001000100
word: SLICEA.K0.INIT 0001010100000000
word: SLICEA.K1.INIT 0000000000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R6C24:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: A1 S1_V02N0701
arc: A6 N1_V02S0101
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: C3 S1_V02N0401
arc: C6 V02N0201
arc: D0 V00T0100
arc: D2 V02S0001
arc: D3 V02N0201
arc: D6 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
word: SLICED.K0.INIT 0101010101011111
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R6C25:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02W0701
arc: E1_H02E0401 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: A3 S1_V02N0701
arc: A5 W1_H02E0701
arc: A6 F5
arc: B5 H00R0000
arc: B6 V02N0701
arc: C5 W1_H02E0601
arc: C6 V02N0001
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 W1_H02E0201
arc: D5 V02N0401
arc: D6 H00L0100
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: N1_V02N0601 F6
arc: S3_V06S0103 F1
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000001010101
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000010001000100
word: SLICED.K0.INIT 0000000011111101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C26:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 W1_H02E0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0701 V06S0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A2 F5
arc: A3 F5
arc: A4 W1_H02E0701
arc: A5 E1_H02W0701
arc: A7 E1_H02W0701
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: B5 H00L0000
arc: B7 H02W0301
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0601
arc: C5 N1_V02S0001
arc: C7 V00T0100
arc: CLK0 G_HPBX0000
arc: D2 H00R0000
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: D5 V02S0601
arc: D7 V02S0601
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: S3_V06S0103 F1
arc: V00B0000 Q4
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000100001011
word: SLICED.K1.INIT 0000000011100100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101110101010
word: SLICEB.K1.INIT 1010101110101010
word: SLICEC.K1.INIT 0000000011011000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R6C27:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0100 V02N0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 V02N0601
arc: E1_H02E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V00B0000
arc: A5 S1_V02N0301
arc: A6 H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 F3
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 V01N0101
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F0
arc: W1_H02W0301 F1
word: SLICED.K0.INIT 0000000011100100
word: SLICED.K1.INIT 0000001111110011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C28:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0701 V06N0203
arc: H00L0000 H02E0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 S1_V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 H02E0601
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02W0001
arc: D5 V00B0000
arc: D6 H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F3
arc: LSR1 H02E0501
arc: N1_V01N0101 F6
arc: W1_H02W0101 F1
word: SLICED.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R6C29:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 V00B0100
arc: B6 F1
arc: B7 H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 W1_H02E0601
arc: C6 N1_V02S0201
arc: C7 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 H02E0001
arc: D6 V01N0001
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 W1_H02E0501
arc: S1_V02S0601 F6
arc: V01S0000 F3
arc: V01S0100 F0
word: SLICED.K1.INIT 0000000100100011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000001000000111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C2:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06S0003
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0401
arc: A2 V00B0000
arc: A4 S1_V02N0301
arc: B0 V02N0101
arc: B3 S1_V02N0101
arc: B5 V02N0701
arc: B6 V00T0000
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C30:PLC2
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301

.tile R6C31:PLC2
arc: W1_H02W0501 V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203

.tile R6C32:PLC2
arc: W1_H02W0301 W3_H06E0003

.tile R6C3:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0001 S1_V02N0501
arc: S1_V02S0301 H02W0301
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D3 H02E0001
arc: D5 V02S0601
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 Q2
arc: V00B0100 F5
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C4:PLC2
arc: E1_H02E0701 V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: V00B0000 E1_H02W0401
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 H01E0101
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: B0 W1_H02E0301
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 V02S0701
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0110011001101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02W0601
arc: V00T0100 V02S0501
arc: A6 N1_V02S0101
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 E1_H02W0301
arc: B4 V02N0501
arc: B5 S1_V02N0701
arc: B7 V02N0701
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C6:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H02E0001
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: A2 S1_V02N0701
arc: A7 N1_V02S0101
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0000 Q0
arc: V01S0100 F2
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 S3_V06N0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: V00B0000 V02N0201
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: A1 E1_H02W0501
arc: A2 V00B0000
arc: A3 S1_V02N0701
arc: A6 H02W0701
arc: B0 V00T0000
arc: B4 H02E0101
arc: B5 V02N0501
arc: B7 N1_V02S0501
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F1
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C8:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 H01E0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0501
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 V06N0203
arc: A0 V02N0501
arc: A7 V02N0301
arc: B1 V00B0000
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D6 E1_H01W0100
arc: D7 H02W0001
arc: E1_H01E0001 F1
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0303 F6
arc: W1_H02W0201 Q2
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C9:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02S0501
arc: A2 E1_H02W0701
arc: B0 E1_H01W0100
arc: B2 V02S0101
arc: B5 H02E0301
arc: B7 H02W0301
arc: C0 V02S0401
arc: C2 V02S0401
arc: C5 V02S0201
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 H02E0001
arc: D5 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0203 Q7
arc: S1_V02S0101 Q1
arc: V00B0100 F7
arc: W1_H02W0701 Q5
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C10:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: A4 E1_H02W0701
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 V02S0601
arc: C4 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D4 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00T0000
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q1
arc: S1_V02S0601 Q6
arc: S3_V06S0003 F0
arc: V01S0100 Q3
arc: W1_H02W0201 F0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: B0 V00B0000
arc: B1 V02N0301
arc: B5 V02N0701
arc: B6 V02N0501
arc: C2 N1_V02S0601
arc: C5 H02E0401
arc: C6 H02E0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D5 H00L0100
arc: D6 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F1
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F5
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F0
arc: S3_V06S0103 F1
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0011001100000000
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 0000000011110000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C12:PLC2
arc: E1_H02E0601 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H01E0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 H01E0101
arc: S3_V06S0303 W3_H06E0303
arc: A2 E1_H02W0501
arc: B0 S1_V02N0101
arc: B2 N1_V02S0301
arc: B4 E1_H02W0301
arc: C0 F4
arc: C2 S1_V02N0401
arc: C4 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 V02S0001
arc: D4 H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000000000110000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R7C13:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: W1_H02W0301 V06N0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: A0 V02S0701
arc: B2 V02N0101
arc: B3 N1_V02S0301
arc: C0 V02S0401
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 H02W0001
arc: D3 V00B0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000010100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C14:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: E1_H02E0301 W3_H06E0003
arc: A2 H02E0701
arc: B0 V02N0101
arc: C0 V02S0401
arc: C3 N1_V01S0100
arc: C4 V02S0201
arc: C6 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 H01E0101
arc: D3 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 H02E0601
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 1111111110101010
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000111100001111
word: SLICED.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C15:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: E3_H06E0303 W3_H06E0203
arc: B0 H02E0101
arc: B1 N1_V02S0301
arc: B2 N1_V02S0101
arc: C0 V02S0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: C4 V00B0100
arc: C5 V00T0000
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D4 H00R0100
arc: D5 H01W0000
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q2
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C16:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: A1 H00L0000
arc: A3 V00B0000
arc: B1 E1_H01W0100
arc: B3 E1_H01W0100
arc: B5 V01S0000
arc: B6 V02S0701
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 S1_V02N0601
arc: C3 H00L0000
arc: C4 V02N0001
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q4
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F5
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICEC.K1.INIT 0011001100000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C17:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: A2 H02W0501
arc: A4 V02S0301
arc: A6 H00L0000
arc: B2 V02S0301
arc: B3 V02S0301
arc: B5 H01E0101
arc: B6 H01E0101
arc: C0 V02N0601
arc: C1 H02E0601
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 H02E0401
arc: CE0 H00L0100
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 N1_V02S0201
arc: D3 V02S0001
arc: D4 V02S0601
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F1
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0701 F5
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0000001100000011
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000111100001111
word: SLICED.K0.INIT 1011101010101011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C18:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 H01E0101
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 W1_H02E0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: S1_V02S0301 W3_H06E0003
arc: A1 H02E0701
arc: A2 H02E0701
arc: B2 S1_V02N0101
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000101
word: SLICEB.K0.INIT 1000110011001000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C19:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 V02S0501
arc: A1 F5
arc: A4 H02E0701
arc: A5 W1_H02E0501
arc: A6 H00L0000
arc: A7 F5
arc: B0 H02E0301
arc: B1 F3
arc: B2 V02S0101
arc: B3 H02E0301
arc: B6 V01S0000
arc: B7 F3
arc: C0 S1_V02N0401
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 F4
arc: C6 W1_H02E0401
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 W1_H02E0001
arc: D2 V02S0001
arc: D3 H02E0001
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N3_V06N0103 Q2
arc: V01S0000 F4
arc: V01S0100 Q1
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111111011110010
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1110111011001100
word: SLICEC.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 0000000000110000
word: SLICED.K1.INIT 0000000100110011
word: SLICEC.K1.INIT 1010000010100000
word: SLICED.K0.INIT 0101010001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C20:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 H02E0501
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V01N0101
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02W0701
arc: A5 E1_H01W0000
arc: A6 F7
arc: A7 V02S0101
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 N1_V02S0701
arc: B7 F3
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C6 H02W0401
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: S3_V06S0303 F6
arc: V01S0100 F0
word: SLICED.K0.INIT 0011001000000010
word: SLICED.K1.INIT 1100101011001010
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C21:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: A0 V01N0101
arc: A2 E1_H02W0501
arc: A4 F5
arc: A5 H02W0501
arc: A7 N1_V02S0301
arc: B4 H02W0301
arc: B5 S1_V02N0501
arc: B7 N1_V01S0000
arc: C0 N1_V01S0100
arc: C2 H00R0100
arc: C4 V00B0100
arc: C5 V00T0100
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D2 H02W0201
arc: D3 E1_H02W0201
arc: D4 V01N0001
arc: D5 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00T0000
arc: M2 V00T0000
arc: N1_V02N0401 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0100 F4
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0101010111110000
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0101010100110011
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0011000100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R7C22:PLC2
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A2 H02E0701
arc: A3 H00L0100
arc: A4 V02N0301
arc: A6 S1_V02N0301
arc: B0 H00R0100
arc: B2 H02E0101
arc: B3 H01W0100
arc: B4 V02S0701
arc: B5 W1_H02E0101
arc: B6 V02N0701
arc: B7 S1_V02N0701
arc: C0 S1_V02N0401
arc: C2 H02W0601
arc: C3 H02E0601
arc: C4 H02W0401
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: D0 V02N0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 E1_H02W0001
arc: D5 F2
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00T0000
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S3_V06S0303 F5
word: SLICED.K0.INIT 0000000000101010
word: SLICEC.K0.INIT 0000010001010100
word: SLICED.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 1111111111101111
word: SLICEB.K1.INIT 1100111110111110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C23:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 H01E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: A0 V01N0101
arc: A1 F7
arc: A2 V02N0501
arc: A3 F7
arc: A4 N1_V01S0100
arc: A5 S1_V02N0301
arc: A6 V02S0301
arc: A7 V02N0101
arc: B0 V00B0000
arc: B2 V02N0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 S1_V02N0501
arc: C1 F4
arc: C3 H02E0401
arc: C4 H01E0001
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 F2
arc: D4 H00L0100
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0303 F6
arc: S3_V06S0203 F7
arc: V00B0000 Q6
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000001000001110
word: SLICEA.K1.INIT 0000000001010000
word: SLICEB.K1.INIT 0000000001010000
word: SLICEC.K0.INIT 0000010001000100
word: SLICED.K1.INIT 1000101000001010
word: SLICEB.K0.INIT 1110111010101010
word: SLICEA.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1110001011101110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C24:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: A0 S1_V02N0501
arc: A1 H00R0000
arc: A2 V00T0000
arc: A4 W1_H02E0501
arc: A5 H02E0501
arc: A6 H02W0701
arc: B1 V02N0101
arc: B2 S1_V02N0301
arc: B4 V00B0100
arc: B6 E1_H02W0301
arc: C0 H02E0401
arc: C1 E1_H01W0000
arc: C2 V02S0601
arc: C4 S1_V02N0201
arc: C5 F4
arc: C6 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 Q2
arc: D4 V02S0401
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0301 F1
arc: N3_V06N0103 F2
arc: V00T0000 Q0
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0000011100000010
word: SLICEB.K0.INIT 0000000100110001
word: SLICEA.K1.INIT 0000000000100111
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 0000000001001100
word: SLICEC.K1.INIT 0000000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R7C25:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: N1_V02N0101 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 F7
arc: A2 V02S0701
arc: A3 W1_H02E0701
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 V02N0301
arc: B0 W1_H02E0101
arc: B2 H02E0301
arc: B5 H02E0301
arc: B7 E1_H02W0301
arc: C2 W1_H02E0601
arc: C3 H00L0000
arc: C5 W1_H02E0601
arc: C6 V00B0100
arc: C7 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 W1_H02E0201
arc: D5 H00R0100
arc: D6 W1_H02E0001
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0501 F7
word: SLICED.K1.INIT 0001010100010000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEB.K0.INIT 0000010001000100
word: SLICEB.K1.INIT 0000000001010000
word: SLICEC.K1.INIT 0000000001001100
word: SLICED.K0.INIT 0000000000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R7C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0203 W1_H02E0701
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: V00B0000 V02N0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B2 V02S0101
arc: B3 V02S0301
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C6 V01N0101
arc: C7 V01N0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: S3_V06S0103 F1
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 1100110011011100
word: SLICEB.K0.INIT 1100110011011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100110111001100
word: SLICED.K0.INIT 1100110111001100
word: SLICEC.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R7C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A6 V02N0101
arc: A7 N1_V01S0100
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 W1_H02E0101
arc: B7 N1_V02S0701
arc: C2 V02N0401
arc: C3 V02N0401
arc: C6 W1_H02E0601
arc: C7 V02S0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: V01S0100 F4
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K0.INIT 0000010100000101
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011000000100010
word: SLICEB.K1.INIT 1111111100000010
word: SLICEB.K0.INIT 1111111100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R7C28:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02W0401
arc: V00B0100 V02S0301
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: A2 S1_V02N0701
arc: A6 V02S0101
arc: C2 H02E0401
arc: C6 H02E0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000010111111111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICED.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R7C29:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00B0000
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: A7 N1_V01S0100
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 V00B0100
arc: C6 V00T0100
arc: C7 E1_H02W0401
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 F0
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: N1_V01N0001 F1
arc: N1_V02N0001 F2
arc: V00T0100 F3
arc: W1_H02W0401 F6
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000100111
word: SLICED.K1.INIT 0001000000010011
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R7C2:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0501 V02S0501
arc: A0 S1_V02N0701
arc: A2 V01N0101
arc: A4 V02N0301
arc: A5 E1_H01W0000
arc: B3 V02N0101
arc: B6 S1_V02N0501
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 Q4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C30:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 H01E0001
arc: H01W0100 W3_H06E0303

.tile R7C31:PLC2
arc: N1_V02N0501 H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R7C32:PLC2
arc: W1_H02W0701 W3_H06E0203

.tile R7C3:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02S0301
arc: A2 H02E0701
arc: C2 V02N0601
arc: C5 V02N0001
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D2 H01E0101
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C4:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0501 S1_V02N0501
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0001
arc: V01S0100 S3_V06N0303
arc: A0 E1_H01E0001
arc: A4 V02N0301
arc: B0 V02N0301
arc: B4 H02W0301
arc: C0 H00L0000
arc: C4 Q4
arc: CE0 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q4
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0701 F7
arc: V01S0000 Q0
word: SLICEC.K0.INIT 0111100001111000
word: SLICEA.K0.INIT 0111111110000000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R7C5:PLC2
arc: H00L0000 H02E0001
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0301 N1_V02S0301
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: A5 H02E0701
arc: A6 V02S0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H02E0101
arc: B5 H02E0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 V02N0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 V00B0000
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: S3_V06S0303 Q6
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000101000001010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R7C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 H06W0203
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 H01E0001
arc: B0 H02E0101
arc: C0 V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02W0201
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0501
arc: A2 V01N0101
arc: A4 V02S0101
arc: B0 E1_H02W0101
arc: B1 H02E0301
arc: B3 V02S0301
arc: B4 F1
arc: B6 H02W0301
arc: C0 W1_H02E0601
arc: C1 S1_V02N0401
arc: C3 H00L0000
arc: C4 S1_V02N0001
arc: C6 N1_V02S0201
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V02N0201
arc: D3 H02E0001
arc: D4 E1_H02W0001
arc: D6 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F1
arc: H01W0100 F7
arc: M2 V00T0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0101 F1
arc: N3_V06N0103 F1
arc: S1_V02S0701 F7
arc: S3_V06S0103 F1
arc: V00B0000 F6
arc: V01S0100 F1
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0011000000000000
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R7C8:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: A0 V02N0501
arc: A2 N1_V02S0701
arc: A5 S1_V02N0301
arc: A6 H02E0701
arc: B0 H02E0101
arc: B1 S1_V02N0301
arc: B2 H02E0301
arc: B6 H02E0301
arc: C0 H02E0601
arc: C1 H00L0100
arc: C2 H00R0100
arc: C5 N1_V02S0001
arc: C6 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 H02E0001
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S3_V06S0003 F0
arc: S3_V06S0203 Q7
arc: V00B0000 F6
arc: V00B0100 F5
arc: V00T0000 F0
arc: V01S0000 Q3
arc: V01S0100 F2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111011101110111
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1111100010001000
word: SLICED.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R7C9:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W3_H06W0203 E3_H06W0203
arc: A4 V02S0101
arc: A7 H02E0501
arc: B0 V00B0000
arc: B4 W1_H02E0301
arc: C1 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 H02W0601
arc: C4 H02W0401
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q5
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q0
arc: N1_V02N0501 Q5
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: V00T0000 F0
arc: V01S0000 F7
arc: V01S0100 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0011001100000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C10:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02W0001
arc: H00L0100 V02N0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: A0 V02N0701
arc: A2 W1_H02E0701
arc: B0 E1_H02W0301
arc: C0 H02W0601
arc: C2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 V00B0100
arc: D5 E1_H02W0001
arc: E1_H01E0101 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N3_V06N0303 Q5
arc: V00T0000 F2
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C11:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: B2 V02N0101
arc: C0 N1_V02S0601
arc: C1 N1_V01S0100
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F2
arc: V00T0000 F0
arc: V01S0000 F0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C12:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 H01E0101
arc: A1 W1_H02E0701
arc: A5 V02N0301
arc: B1 H02E0301
arc: B5 V02N0701
arc: C1 S1_V02N0401
arc: C2 E1_H02W0601
arc: C5 H02W0601
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D2 V02N0001
arc: D5 W1_H02E0201
arc: E1_H01E0001 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0103 Q2
arc: S3_V06S0103 Q2
arc: V00B0100 F5
arc: V01S0100 F2
word: SLICEC.K1.INIT 0011000111110101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011111100010101
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R8C13:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 N1_V02S0001
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: A1 H02W0701
arc: A3 E1_H02W0701
arc: A4 S1_V02N0101
arc: A7 V02N0301
arc: B1 V02N0101
arc: B2 V01N0001
arc: B4 V02N0701
arc: B7 V02N0501
arc: C1 W1_H02E0401
arc: C4 V01N0101
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 N1_V01S0000
arc: D4 V02N0401
arc: D6 W1_H02E0201
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F0
arc: S3_V06S0203 F4
arc: V00B0000 F6
arc: V00B0100 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0100010111001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100110001011111
word: SLICEC.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111001100
word: SLICEB.K1.INIT 1111111110101010
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C14:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: A1 S1_V02N0701
arc: A3 S1_V02N0701
arc: B1 S1_V02N0301
arc: B3 S1_V02N0301
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C1 V02N0401
arc: C3 V02N0401
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D3 V00T0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0003 F3
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1100110011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C15:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: A1 V02N0701
arc: A3 W1_H02E0701
arc: A4 E1_H02W0701
arc: A5 W1_H02E0501
arc: A6 H02E0701
arc: A7 N1_V02S0301
arc: B1 H00R0100
arc: B3 H00L0000
arc: B6 V00T0000
arc: C1 H02E0401
arc: C3 H02W0401
arc: C4 H02W0601
arc: C6 V02N0201
arc: C7 V00T0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D3 V00B0100
arc: D5 H02E0201
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: M2 H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0003 F0
arc: S3_V06S0203 Q4
arc: V00B0000 F6
word: SLICEB.K1.INIT 0000000011111000
word: SLICED.K1.INIT 1010111110100000
word: SLICED.K0.INIT 0111000001110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010101000111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111110101010
word: SLICEC.K0.INIT 0101000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02S0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0100
arc: A3 N1_V02S0501
arc: A5 N1_V02S0301
arc: A6 N1_V01S0100
arc: B0 V02S0301
arc: B1 H02W0101
arc: B3 E1_H02W0101
arc: B5 V02N0701
arc: B6 V02S0701
arc: C0 E1_H01W0000
arc: C1 N1_V02S0401
arc: C3 S1_V02N0401
arc: C6 V02S0001
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 F2
arc: D3 V02S0201
arc: D5 W1_H02E0201
arc: D6 V02S0401
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0201 F0
arc: V01S0100 F6
arc: W1_H02W0101 Q1
word: SLICEC.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0000011100001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K0.INIT 1100011111100111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C17:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 N1_V01S0100
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02S0701
arc: A1 F7
arc: A2 V00B0000
arc: A4 E1_H02W0701
arc: A6 F7
arc: A7 N1_V01S0100
arc: B0 F3
arc: B1 F3
arc: B6 F3
arc: B7 H02E0101
arc: C0 N1_V01S0100
arc: C2 F4
arc: C3 W1_H02E0401
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 H02W0201
arc: D3 H02W0001
arc: D4 V02N0601
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q2
arc: N1_V02N0201 F0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0401 F6
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V01S0100 F1
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000100000000000
word: SLICED.K0.INIT 0000000010111011
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111111101111101
word: SLICEA.K1.INIT 0100010001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02S0201
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A1 F5
arc: A2 F5
arc: A3 W1_H02E0501
arc: A5 V00T0000
arc: B0 F1
arc: B1 F3
arc: B3 H00R0100
arc: B5 E1_H02W0101
arc: C0 E1_H02W0401
arc: C2 V02S0601
arc: C3 H00L0000
arc: C5 H01E0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 W1_H02E0001
arc: D5 H02E0001
arc: E1_H01E0001 F2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 1111111111111100
word: SLICEB.K1.INIT 0000100000000000
word: SLICEC.K1.INIT 0000000001000000
word: SLICEA.K1.INIT 1110111011111111
word: SLICEB.K0.INIT 0000000001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R8C19:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A3 V01N0101
arc: A5 V02S0101
arc: A7 E1_H02W0701
arc: B3 V02N0301
arc: B7 V02N0701
arc: C1 V02S0601
arc: C3 N1_V01N0001
arc: C5 V00T0000
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D3 V00B0100
arc: D5 W1_H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F1
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M2 V00B0000
arc: M3 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N3_V06N0103 F1
arc: S1_V02S0101 F3
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1000000010100000
word: SLICEC.K1.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C20:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: H01W0100 W3_H06E0303
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0701
arc: A2 V02N0501
arc: A4 N1_V01S0100
arc: A6 W1_H02E0701
arc: B2 V01N0001
arc: B4 H00L0000
arc: C0 F4
arc: C2 H02E0401
arc: C4 N1_V02S0001
arc: C6 V00T0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 V00T0100
arc: D4 H00R0100
arc: D6 E1_H01W0100
arc: D7 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 H02E0601
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0303 F6
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111000011111010
word: SLICEC.K0.INIT 0000000001000111
word: SLICED.K0.INIT 0101000011111010
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R8C21:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V01N0101
arc: N1_V02N0001 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 F5
arc: A4 F5
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 H00L0000
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 S1_V02N0301
arc: B4 V02S0701
arc: B6 V00B0000
arc: B7 V00B0000
arc: C1 V02N0601
arc: C2 F4
arc: C4 E1_H01E0101
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: S1_V02S0701 F5
arc: V01S0100 F2
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 0011111100001100
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1011101110001000
word: SLICEC.K1.INIT 0000000010101010
word: SLICED.K1.INIT 0000000000011101
word: SLICEC.K0.INIT 0000110100001111
word: SLICED.K0.INIT 0000010000010101
word: SLICEA.K1.INIT 0000000011011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C22:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
arc: N1_V02N0101 W3_H06E0103
arc: A0 V02S0701
arc: A1 V02S0501
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: A5 Q5
arc: B0 E1_H02W0301
arc: B1 H00R0100
arc: B3 V01N0001
arc: B4 F1
arc: C0 W1_H02E0601
arc: C1 H00L0000
arc: C3 W1_H02E0601
arc: C4 V00T0000
arc: C5 H02E0401
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02S0201
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M3 H02E0201
arc: M5 H00R0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00B0000 F4
arc: V01S0000 F5
arc: V01S0100 F2
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 0001000100000001
word: SLICEA.K0.INIT 1100000010001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 0011000000110010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R8C23:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: B0 V00B0000
arc: B2 H01W0100
arc: C0 H00R0100
arc: C2 H02E0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D2 N1_V02S0001
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1100110011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02S0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: V00B0100 V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A4 V00T0000
arc: A7 H02E0701
arc: B4 V01S0000
arc: B7 W1_H02E0101
arc: C0 S1_V02N0401
arc: C4 V00B0100
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D4 N1_V02S0601
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: V00T0000 Q0
arc: V01S0000 Q5
word: SLICED.K1.INIT 0000001100100010
word: SLICEC.K0.INIT 0000001100000101
word: SLICEA.K0.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C25:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 S1_V02N0601
arc: W1_H02W0501 S1_V02N0501
arc: E1_H02E0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: A0 V02N0701
arc: A1 S1_V02N0701
arc: A2 N1_V02S0701
arc: A3 H00L0100
arc: A5 S1_V02N0101
arc: A6 H00L0000
arc: B2 V02N0301
arc: B3 Q3
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 V02S0701
arc: C0 E1_H01W0000
arc: C1 S1_V02N0401
arc: C2 V02S0401
arc: C3 H02E0601
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 V02S0001
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02S0601
arc: D6 H01W0000
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q7
arc: N1_V02N0101 F3
arc: V01S0000 Q7
arc: V01S0100 F4
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 0000000100000001
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K0.INIT 0000000100110001
word: SLICEB.K1.INIT 0000000000110101
word: SLICEB.K0.INIT 0001010100000000
word: SLICED.K1.INIT 0000001100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C26:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0003 W3_H06E0303
arc: A2 E1_H01E0001
arc: A4 H02W0701
arc: A6 H02E0701
arc: A7 Q7
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: B2 H02W0301
arc: B4 V02N0701
arc: B6 H02W0101
arc: B7 N1_V02S0701
arc: C0 S1_V02N0401
arc: C1 N1_V02S0401
arc: C2 V02N0401
arc: C4 Q4
arc: C6 H02E0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 Q2
arc: D4 H02W0001
arc: D6 E1_H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: M4 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N3_V06N0103 F2
arc: V00T0000 Q0
arc: V01S0100 F4
word: SLICEB.K0.INIT 0000000100110001
word: SLICEC.K0.INIT 0000000000011101
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000001110010
word: SLICED.K1.INIT 0000000001000111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R8C27:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0601 H06E0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: A0 S1_V02N0501
arc: A4 W1_H02E0701
arc: A5 V02N0301
arc: B4 W1_H02E0301
arc: B5 V00B0100
arc: B7 H02E0301
arc: C0 F4
arc: C4 E1_H02W0401
arc: C5 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D4 H02W0001
arc: D5 N1_V02S0601
arc: D7 H02E0001
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: V00B0100 Q5
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0000000001001110
word: SLICEC.K1.INIT 0001000100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C28:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: B0 F1
arc: B1 V02S0101
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B6 V00B0000
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 H02W0601
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 W1_H02E0201
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N3_V06N0003 F3
arc: S3_V06S0303 F5
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 0000010101000100
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0000111100111111
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0001000101010000
word: SLICEB.K0.INIT 0000010001010100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R8C29:PLC2
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 S3_V06N0203
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A2 H02E0501
arc: B2 V02S0301
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: S3_V06S0103 F1
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001000111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R8C2:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A5 V00T0000
arc: B0 V02S0301
arc: B2 E1_H02W0301
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C5 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 N1_V01S0000
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H02W0201
arc: D5 H00L0100
arc: E1_H01E0001 F4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H00R0000 F4
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: S1_V02S0501 F5
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1101100011011000
word: SLICEC.K0.INIT 0011001111001100
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1110111001000100
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C3:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: W1_H02W0201 V06S0103
arc: CLK0 G_HPBX0000
arc: D3 H02E0001
arc: E3_H06E0103 Q1
arc: F3 F3_SLICE
arc: LSR0 V00T0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0100 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C4:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: S1_V02S0001 H02W0001
arc: V00B0000 V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: A0 E1_H01E0001
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 0101010110101010
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: A6 V02N0101
arc: B1 Q1
arc: B6 W1_H02E0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C6 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D6 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q2
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: S1_V02S0401 Q6
arc: V00B0100 Q7
arc: V01S0000 Q4
arc: V01S0100 Q1
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0101101011110000
word: SLICEA.K1.INIT 0110110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 W1_H02E0201
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 H01E0101
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 V00T0100
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: B5 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H01E0001
arc: C5 V00B0100
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R8C7:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 V06N0203
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 E1_H01W0000
arc: A0 H02E0501
arc: A3 E1_H02W0701
arc: A5 V02N0301
arc: B0 V02S0101
arc: B3 V02N0301
arc: B7 S1_V02N0701
arc: C0 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C7 S1_V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 V01S0100
arc: D3 N1_V02S0201
arc: D5 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: S1_V02S0301 Q3
arc: S3_V06S0003 F0
arc: V00B0100 F7
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: A1 V02N0501
arc: A7 V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 E1_H02W0101
arc: B7 S1_V02N0501
arc: C3 H02W0401
arc: CE0 H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 V01S0100
arc: D3 S1_V02N0201
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0701 F7
arc: N3_V06N0303 Q6
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: V00T0100 F1
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0011001100000000
word: SLICEA.K1.INIT 0010001000100010
word: SLICED.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C9:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02N0701
arc: A0 H02E0501
arc: A3 H02E0701
arc: A7 V02N0301
arc: B0 V02S0301
arc: B3 V02N0301
arc: B6 H02E0301
arc: C0 V02N0401
arc: C3 H02E0401
arc: C7 V02S0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D3 H02E0001
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F3
arc: N1_V02N0401 Q6
arc: N1_V02N0701 F7
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1111111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 V01N0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V02S0601
arc: B6 V02N0701
arc: C0 H02W0601
arc: C1 H02E0401
arc: C2 S1_V02N0401
arc: C6 V00T0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D6 H00L0100
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: N3_V06N0103 Q2
arc: S1_V02S0701 Q7
arc: V00T0000 Q2
arc: V01S0000 F1
arc: V01S0100 F0
arc: W1_H02W0101 F1
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K0.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C11:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06W0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S3_V06N0303
arc: A1 H02W0701
arc: A2 E1_H02W0501
arc: B1 W1_H02E0101
arc: B2 V02N0301
arc: C1 S1_V02N0601
arc: C2 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0701 Q5
arc: V00T0000 F2
arc: V00T0100 F3
word: SLICEB.K0.INIT 0000101110111011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111011100000111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C12:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02N0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06W0003
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 E1_H02W0701
arc: A0 S1_V02N0701
arc: A2 N1_V02S0501
arc: A4 V00B0000
arc: C0 S1_V02N0401
arc: C2 N1_V01S0100
arc: C4 V02N0201
arc: CE0 H00L0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D2 S1_V02N0201
arc: D4 V02S0601
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C13:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: E1_H02E0001 W3_H06E0003
arc: A0 E1_H02W0501
arc: A4 N1_V02S0301
arc: B2 E1_H02W0101
arc: B3 Q3
arc: B4 E1_H02W0101
arc: B6 E1_H02W0301
arc: C0 N1_V01S0100
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 V02N0201
arc: C6 Q6
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 V02N0401
arc: E1_H01E0101 F3
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: N1_V02N0201 Q2
arc: N3_V06N0203 Q4
arc: S3_V06S0003 F0
arc: S3_V06S0303 F6
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 0000001111110011
word: SLICED.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0001000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C14:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A3 V02N0501
arc: B3 E1_H01W0100
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D3 V02S0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0301 F3
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A3 V02S0501
arc: A4 E1_H01W0000
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 V02N0101
arc: B1 H02E0301
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B6 V02N0701
arc: B7 V02N0501
arc: C1 H00L0000
arc: C4 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V02N0201
arc: D2 Q2
arc: D3 H02E0201
arc: D4 V02S0601
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
arc: W3_H06W0003 Q3
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1011101110001000
word: SLICED.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0000000000110011
word: SLICEC.K0.INIT 0011000100110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C16:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06S0203
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0203 W3_H06E0103
arc: A0 W1_H02E0701
arc: A1 H02W0701
arc: A2 N1_V02S0501
arc: A6 H02E0701
arc: A7 W1_H02E0501
arc: B3 N1_V02S0301
arc: B4 H02E0301
arc: B5 H02E0101
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V01S0100
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: CE0 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H02E0201
arc: D6 V01N0001
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N3_V06N0103 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 Q1
arc: W1_H02W0201 F2
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 0000010100000000
word: SLICEB.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R9C17:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 H01E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 H01E0001
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: A7 W1_H02E0501
arc: B0 V00B0000
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 V02S0701
arc: B7 V02S0501
arc: C0 V02N0401
arc: C2 V02N0601
arc: C3 S1_V02N0601
arc: C7 V01N0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 N1_V02S0601
arc: D7 H00R0100
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N1_V02N0101 F3
arc: N3_V06N0103 Q2
arc: W1_H02W0401 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100010011110101
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1000110010101111
word: SLICEB.K1.INIT 1100111101000101
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 1000100000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R9C18:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H01E0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: H01W0000 W3_H06E0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A0 F5
arc: A1 V02S0501
arc: A3 E1_H02W0501
arc: A5 N1_V01N0101
arc: A7 N1_V02S0101
arc: B2 W1_H02E0101
arc: B3 H02E0301
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 H02E0601
arc: C5 W1_H02E0401
arc: C7 V00T0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 H02W0001
arc: D5 H00R0100
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 F0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: S3_V06S0203 F7
arc: V01S0100 F3
arc: W1_H02W0401 Q4
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 1111101011111111
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K1.INIT 0000010111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R9C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W1_H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S3_V06N0303
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A1 H02W0501
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 V00B0000
arc: A7 V02S0301
arc: B0 H02W0301
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B7 F3
arc: C0 H02E0401
arc: C1 H02W0401
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F7
arc: N1_V02N0301 F1
arc: S3_V06S0103 Q2
arc: V01S0000 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1111010111111011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000100
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000100000000
word: SLICEA.K1.INIT 0000010100000101
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C20:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02S0701
arc: A2 H01E0001
arc: A6 V02N0301
arc: A7 Q7
arc: B0 V02N0101
arc: B2 V01N0001
arc: B5 V00B0100
arc: B6 V00B0100
arc: B7 V00B0000
arc: C2 H00L0000
arc: C5 E1_H02W0601
arc: C6 Q6
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 V00T0100
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q2
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V01S0000 Q2
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1100000011001100
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0011001000110000
word: SLICEA.K0.INIT 1011101110001000
word: SLICEB.K0.INIT 1010000010100011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C21:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02W0701
arc: A1 H02W0501
arc: A4 F5
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B4 V00B0100
arc: C0 H00L0000
arc: C1 V02S0601
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C6 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 F0
arc: E1_H01E0001 F5
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 E1_H02W0201
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0301 Q3
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: S1_V02S0501 F5
arc: V01S0000 Q5
arc: V01S0100 Q3
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0001000000110010
word: SLICEC.K1.INIT 0000000010100000
word: SLICEA.K1.INIT 0001001100010000
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C22:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0203 V06S0203
arc: A2 W1_H02E0701
arc: B0 H01W0100
arc: B1 H02E0101
arc: B2 V01N0001
arc: C0 S1_V02N0601
arc: C1 V02S0401
arc: C2 W1_H02E0601
arc: CE0 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H02E0001
arc: D2 V02S0201
arc: E1_H02E0001 F2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0303 Q6
arc: S1_V02S0001 Q0
arc: V01S0000 F1
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 0000000000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R9C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0701 V01N0101
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: B0 V00B0000
arc: B3 Q3
arc: C0 V02N0401
arc: C3 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D3 V01S0100
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0301 F3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R9C24:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02N0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A2 E1_H01E0001
arc: B0 V02S0301
arc: B2 E1_H02W0301
arc: C0 N1_V01N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D2 V02S0001
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1011101110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0501
arc: A1 H02W0701
arc: A2 H02E0501
arc: A3 V02S0701
arc: A6 E1_H01W0000
arc: B0 E1_H02W0301
arc: B2 H00R0000
arc: B3 V02S0301
arc: B6 F3
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C3 H00R0100
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V02S0201
arc: D2 E1_H02W0001
arc: D3 N1_V01S0000
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: V01S0000 Q4
arc: V01S0100 F0
word: SLICEA.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1110010011100100
word: SLICEB.K0.INIT 0000000000011011
word: SLICEA.K0.INIT 0000000100100011
word: SLICEB.K1.INIT 0000001100100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C26:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0201
arc: V00T0100 V02S0501
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0601
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: A0 E1_H01E0001
arc: A2 E1_H01E0001
arc: B2 H01W0100
arc: C0 N1_V01N0001
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 V00T0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: S3_V06S0003 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1101110110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00R0100 H02E0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H01E0001
arc: V00T0000 H02W0201
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: A1 E1_H01E0001
arc: A5 H02W0701
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B2 H02W0101
arc: B3 H02W0101
arc: B5 V00B0100
arc: C0 V02S0601
arc: C1 H02W0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 H02W0001
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M1 H00R0100
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: V00B0100 Q5
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 0000110000111111
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0001000000010101
word: SLICEC.K1.INIT 0000000000100111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C28:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A3 V02S0701
arc: A6 V00T0100
arc: A7 V02S0301
arc: B0 H02E0101
arc: B2 S1_V02N0301
arc: B3 W1_H02E0301
arc: B5 V02N0701
arc: B6 H02W0301
arc: B7 V02S0701
arc: C0 F6
arc: C2 V02N0401
arc: C3 H02W0601
arc: C5 S1_V02N0201
arc: C6 V02S0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D5 S1_V02N0601
arc: D6 V02S0401
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N3_V06N0203 F7
arc: W1_H02W0201 Q0
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0011000000111111
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 0000110000111111
word: SLICEB.K1.INIT 0000000001001110
word: SLICED.K1.INIT 0001010100000100
word: SLICED.K0.INIT 0000011100000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C29:PLC2
arc: N1_V02N0601 H01E0001
arc: V00T0000 H02E0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: A2 H02E0701
arc: B0 V00T0000
arc: B3 H02E0101
arc: C0 S1_V02N0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 F2
arc: W1_H02W0001 Q0
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 0000110000111111
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C2:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: A2 V02S0501
arc: CLK0 G_HPBX0000
arc: D2 N1_V01S0000
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 Q2
arc: S3_V06S0103 F2
word: SLICEB.K0.INIT 0101010111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R9C30:PLC2
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203

.tile R9C31:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R9C3:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: H00L0000 V02N0201
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: A2 V01N0101
arc: A3 V02N0501
arc: A4 V00B0000
arc: A6 H00L0000
arc: B0 H02E0301
arc: B5 S1_V02N0701
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: CLK0 G_HPBX0000
arc: D7 V00B0000
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C5:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 E1_H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: A0 E1_H02W0501
arc: B0 N1_V02S0101
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D6 H02W0001
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0301 Q3
arc: S1_V02S0201 F0
arc: V00B0000 F6
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C6:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0701 N3_V06S0203
arc: A0 H00R0000
arc: A4 H02W0501
arc: B0 H01W0100
arc: B1 V02S0101
arc: B4 V02S0701
arc: B7 V02N0501
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C4 H02E0601
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H00R0000
arc: D4 N1_V02S0401
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: S1_V02S0401 F4
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R9C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02E0701
arc: A3 V02N0501
arc: A5 S1_V02N0301
arc: B0 V00B0000
arc: B3 H02E0301
arc: B5 V02N0701
arc: C0 V02S0601
arc: C2 V02S0401
arc: C5 V00B0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D3 E1_H02W0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V02N0201 F2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1000000010000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1110111000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R9C8:PLC2
arc: H00L0100 N1_V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: A0 V02S0501
arc: A3 V02N0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 W1_H02E0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: C0 N1_V02S0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 S1_V02N0201
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D7 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 1111111110000000
word: SLICED.K0.INIT 1000000010000000
word: SLICED.K1.INIT 1110110011001100
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 V02N0701
arc: A3 V02N0501
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H02W0601
arc: C3 H02W0601
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D3 V00T0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V01S0100 F0
word: SLICEA.K0.INIT 1000000010000000
word: SLICEA.K1.INIT 1111111110000000
word: SLICEB.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1111111110000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile TAP_R10C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R12C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R12C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R15C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R15C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R20C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R20C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R21C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R21C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R22C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R22C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R23C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R23C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R24C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R24C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R25C22:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R25C42:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R25C4:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R27C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R27C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R28C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R28C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R29C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R29C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R30C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R30C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R31C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R37C22:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R37C42:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R37C4:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.bram_init 3
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
00b 006 014 00b 008 014 00b 00b
006 008 017 01f 019 010 010 017
017 017 017 01c 017 01f 017 017
01f 019 006 006 017 006 008 006
00a 006 019 017 010 010 017 017
01c 006 019 006 017 010 017 010
017 006 01c 01f 017 017 01f 019
006 00a 006 006 006 017 00b 017
006 017 01c 019 01c 00f 014 006
008 006 006 019 010 006 004 008
006 006 019 010 016 004 006 008
006 006 019 010 016 004 006 008
006 006 019 010 000 019 003 004
019 014 016 016 018 004 006 008
006 010 006 004 008 006 010 016
004 006 008 006 010 016 004 006
008 006 010 016 000 014 004 004
006 019 019 014 016 018 006 00b
006 01f 017 017 005 006 018 006
00b 00b 006 000 007 017 01f 005
005 017 017 005 005 006 018 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 004 000 004 004 00d
004 004 00d 004 004 00d 009 00e
004 004 000 00a 00d 000 00a 00c
00c 000 005 001 004 00d 00e 00c
005 004 00c 00e 00c 004 00f 006
004 004 000 008 00e 00c 00d 004
00c 004 006 007 001 005 007 007
007 003 009 00d 003 004 007 007
007 005 009 00c 00c 00e 00d 00c
00c 00e 00e 004 00e 00f 00d 00c
00e 000 004 00d 000 004 00c 000
004 00e 00e 007 00c 00c 004 00c
00e 00e 00c 00c 004 00e 00e 00e
00c 00c 009 00c 009 009 00c 009
004 000 00c 004 00c 00e 00e 00b
004 00b 009 00e 00e 00c 00e 009
00e 00e 000 009 00e 00e 000 009
00e 00e 000 00d 00c 007 00e 007
00e 007 00d 009 00e 00e 00c 009
00e 00e 00c 009 00e 00e 00e 008
00c 00e 00d 004 00e 007 00c 004
006 005 00d 00e 00f 00f 00c 004
006 005 00d 00e 00f 00f 00d 00c
00c 00e 005 00d 00d 00d 00d 00c
00c 00e 005 00c 00c 00c 00c 000
00d 00e 00c 00c 004 00f 00b 00c
00d 004 00c 00d 009 00e 00e 00f
009 00e 00e 00c 00d 00c 000 009
00e 00e 00d 004 00e 00d 00e 004
00c 00b 00f 00c 00d 00c 004 00e
00e 004 00e 000 009 00e 00e 00e
00c 00d 00c 00e 009 00e 00e 00e
004 00e 000 00d 00e 00c 00c 00e
007 00e 00b 00d 00b 00c 009 00e
00e 00d 00d 004 00d 000 00a 00d
004 00e 004 00f 00c 007 00e 007
00c 00d 009 00e 00e 00d 000 008
006 006 00d 00e 004 00c 00e 00d
00e 001 00d 00c 00c 00d 009 00e
00e 000 001 006 004 004 004 004
005 004 008 00d 00c 00d 004 00d
007 00a 004 004 006 006 004 006
001 009 004 00f 006 006 006 004
009 008 006 006 006 00f 006 00a
004 004 006 006 006 006 000 005
001 00c 009 004 00d 00d 00d 00d
001 004 00e 004 009 00e 00e 00a
00d 004 00e 00e 004 00d 004 00e
00c 008 00d 00c 004 00d 005 00a
00e 00d 00a 00d 00d 00c 004 00e
00c 001 00a 00d 000 008 00c 00c
003 004 004 00b 004 00b 004 004
003 001 003 004 004 004 005 005
00b 00f 003 001 003 004 004 005
004 00b 00b 004 006 003 004 004
00b 005 005 005 00b 006 003 004
00e 004 00e 00e 00e 00c 00d 00b
000 004 004 00f 00d 006 006 004
00d 00d 00c 004 004 00f 00d 006
006 004 00c 000 004 00a 00d 00d
00c 006 006 007 007 000 004 00a
008 00e 004 007 000 004 00a 008
00d 004 00e 00c 006 004 004 00f
004 004 00e 00e 004 00e 00c 00e
00f 00e 00d 00d 000 004 00c 00d
00d 004 00c 007 005 007 007 007
007 006 008 00d 007 007 007 007
005 009 000 003 008 00b 001 004
00c 001 00a 008 000 003 008 00b
001 004 00c 008 008 000 003 008
00b 001 005 004 00c 003 00a 00b
001 004 005 00e 000 003 00a 003
007 003 009 005 003 007 005 007
007 004 00d 00e 00d 00d 00b 007
007 007 005 009 00e 00d 00c 00c
00d 00d 001 005 007 007 007 004
00d 00e 00d 007 007 007 007 005
009 00d 00d 00e 00d 001 005 007
007 007 003 008 00d 00b 007 007
007 007 005 003 007 00d 003 007
001 004 000 004 000 008 00c 00d
00c 00c 00d 000 00a 00e 00d 00c
00d 00e 009 00e 00c 00c 00c 00e
000 00c 008 00e 008 006 004 00c
00d 00d 00c 00e 00e 000 00c 00d
00e 00c 000 008 00d 00a 00e 00c
000 00d 000 00a 009 004 00e 00d
00d 000 009 004 00d 00d 00c 00f
00c 00e 00d 00e 000 00a 004 00e
004 00c 00d 00e 00c 00a 00c 00c
00e 00c 00d 00c 000 008 004 00e
004 00c 00d 00e 000 00a 004 00d
00c 00e 00d 00e 00c 00a 004 00d
00e 00c 00d 00c 008 00c 00d 00e
00d 00d 00c 000 008 004 00d 00d
000 00e 00d 00a 00d 00e 00c 00d
008 004 00d 00e 004 009 009 009
009 009 009 009 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 00f 008 008 00d 00e 00c 00d
00d 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 002 000 001 000 000 000
000 000 000 000 010 000 002 000
001 000 000 000 000 000 000 000
010 000 000 000 001 000 011 000
010 000 010 000 011 000 000 000
00e 01d 013 000 00e 01d 013 001
00f 01c 012 001 00f 01c 012 003
00d 01e 010 003 00d 01e 010 002
00c 01f 011 002 00c 01f 011 007
009 01a 014 007 009 01a 014 006
008 01b 015 006 008 01b 015 004
00a 019 017 004 00a 019 017 005
00b 018 016 005 00b 018 016 00e
000 013 01d 00e 000 013 01d 00f
001 012 01c 00f 001 012 01c 00d
003 010 01e 00d 003 010 01e 00c
002 011 01f 00c 002 011 01f 009
007 014 01a 009 007 014 01a 008
006 015 01b 008 006 015 01b 00a
004 017 019 00a 004 017 019 00b
005 016 018 00b 005 016 018 01d
013 000 00e 01d 013 000 00e 01c
012 001 00f 01c 012 001 00f 01e
010 003 00d 01e 010 003 00d 01f
011 002 00c 01f 011 002 00c 01a
014 007 009 01a 014 007 009 01b
015 006 008 01b 015 006 008 019
017 004 00a 019 017 004 00a 018
016 005 00b 018 016 005 00b 013
01d 00e 000 013 01d 00e 000 012
01c 00f 001 012 01c 00f 001 010
01e 00d 003 010 01e 00d 003 011
01f 00c 002 011 01f 00c 002 014
01a 009 007 014 01a 009 007 015
01b 008 006 015 01b 008 006 017
019 00a 004 017 019 00a 004 016
018 00b 005 016 018 00b 005 000
004 004 005 004 004 004 004 004
002 002 002 002 000 000 002 002
008 000 000 000 000 000 002 002
008 000 000 000 000 000 002 004
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
005 00d 005 00c 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 01c
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
005 01f 00f 007 005 01f 00f 007
005 01f 00f 007 005 01f 00f 007
005 01f 00f 007 00f 005 007 005
005 019 01f 00b 00f 007 005 017
01f 00f 007 005 01f 00f 007 005
01f 00f 007 005 01f 00f 007 005
01f 00f 00f 007 007 005 005 006
01f 00f 00f 007 007 005 005 006
006 01f 00f 007 005 006 01f 00f
007 005 01f 00f 007 005 006 006
006 006 01f 00f 007 005 01f 00f
007 005 01f 00f 007 005 006 006
006 006 01f 00f 007 005 01f 00f
007 005 01f 00f 007 005 006 006
006 006 01f 00f 007 005 01f 00f
007 005 01f 00f 007 005 01f 006
00f 01f 017 006 00f 006 006 01f
006 008 00f 007 005 01f 00f 007
005 01f 00f 00f 007 007 005 005
00b 008 00f 007 005 01f 01f 008
00f 007 005 01f 00f 007 005 01f
00f 007 005 01f 00f 007 005 00f
007 00f 00f 00f 005 007 006 007
007 005 005 00b 005 00b 00b 00b
006 017 006 006 006 006 00b 00f
00f 007 007 005 005 01f 00f 00f
007 007 005 005 00b 00b 006 006
00f 007 005 01f 004 006 004 00b
00f 007 005 006 01f 00f 007 006
005 01f 00f 006 007 004 016 008
004 008 00f 007 005 006 006 017
01f 006 016 004 006 006 008 00b
006 004 00c 00c 017 00b 004 006
009 008 006 006 00a 007 00f 007
016 005 018 00f 007 017 005 017
01f 00f 007 005 01f 01c 005 006
01b 01c 00f 007 005 006 016 006
017 006 006 005 006 01f 00b 007
016 008 01c 006 006 00b 01c 00f
007 005 005 00b 005 008 00f 007
005 006 01c 00f 007 005 005 008
017 006 01f 005 006 00b 01c 006
008 009 006 008 006 008 016 009
00f 007 016 008 004 008 006 006
006 006 017 01f 01c 006 00b 005
008 005 006 006 019 017 016 00b
016 01f 00f 007 005 006 006 01f
00f 007 005 005 006 016 017 01f
00f 007 005 006 01f 00f 007 005
017 006 006 01f 00b 01c 005 006
00f 016 006 007 005 005 016 008
017 006 017 006 006 006 006 00b
00f 007 005 00f 007 00b 006 01f
017 006 008 00b 006 006 00b 00f
007 005 006 005 006 016 006 008
00f 00f 007 007 005 005 017 01f
008 00f 007 005 006 01c 005 005
006 01f 017 017 006 01f 00b 017
008 00b 005 007 006 005 016 01f
006 01c 006 006 00b 01c 006 006
00b 006 01c 017 006 006 008 008
006 006 006 00b 01c 00f 014 006
008 005 008 00f 007 005 017 006
01f 006 008 008 017 01f 006 009
017 006 006 00b 00b 006 016 006
008 00b 006 00b 017 01c 006 006
011 006 008 008 006 018 00b 00f
007 005 017 01f 006 006 00b 018
008 00f 007 005 01f 01c 00f 007
005 017 017 01f 01c 00b 01c 017
006 01f 006 005 005 019 00a 008
006 008 006 006 006 006 017 01f
01c 006 008 008 00f 007 005 01f
006 00b 00b 00b 00b 00b 00b 00b
00b 017 006 008 014 00b 006 008
006 006 006 006 008 008 008 006
007 006 016 00b 008 014 00b 008
006 006 01c 005 005 00a 006 00f
016 007 005 008 01f 005 006 00b
01c 005 008 00f 007 005 006 01f
005 006 01c 005 005 00a 006 019
008 006 006 017 016 016 01f 00f
005 007 005 006 016 017 01f 00f
007 005 006 006 01f 00f 007 005
017 006 006 01f 00b 005 006 01c
005 005 00a 00f 007 005 005 017
00a 00f 007 005 005 00a 00b 01c
017 006 01f 006 01c 017 006 01f
006 01c 005 005 00a 006 016 019
00f 007 005 01f 005 01c 003 01c
017 006 01f 005 006 00b 01c 017
006 01f 006 005 017 00a 00f 007
005 005 00a 01c 017 006 01f 006
01c 005 005 00a 006 019 006 016
016 017 01f 00f 007 005 005 006
016 006 01f 00f 007 005 006 01f
00f 007 005 017 006 006 01f 00b
01c 006 005 00b 009 006 00b 006
00b 005 00b 005 005 007 016 00b
00b 00f 007 005 006 01f 01c 009
005 008 005 006 00b 009 00b 005
00f 007 005 008 007 016 00f 007
005 01c 017 006 01f 005 006 00b
005 00b 005 008 00f 007 005 006
01c 017 006 01f 006 005 017 00a
00f 007 005 005 00a 00b 017 006
01f 006 01f 005 00b 00a 006 016
019 01c 017 006 01f 006 01c 005
006 016 006 008 01f 00f 014 008
005 006 007 016 01f 005 006 006
009 00b 005 005 009 00b 005 006
00b 005 00b 01c 00b 01c 006 01c
006 017 017 01c 006 01c 017 00f
007 005 00f 007 008 005 005 017
01f 00b 005 006 005 017 01b 005
00b 00f 007 005 01f 00f 00f 007
007 005 005 01f 01c 006 01c 006
017 006 008 008 007 016 006 016
008 017 008 006 008 008 016 008
008 00b 006 006 00b 016 006 006
006 01c 017 004 00b 005 005 007
00f 007 00f 008 008 008 00b 01c
008 008 008 008 006 006 008 019
018 005 005 00b 016 014 014 014
006 006 008 006 018 006 019 01c
006 00b 00b 006 00a 00f 007 005
006 006 00b 017 005 005 006 018
00f 007 005 007 006 016 005 006
00a 006 00b 00f 007 005 006 006
00b 01c 00b 01b 01c 006 00b 006
01f 006 01f 006 00b 018 016 008
016 006 006 01c 00a 016 00a 014
006 006 00b 018 016 008 016 016
006 01c 016 008 016 006 006 00b
01c 006 01c 017 008 006 006 006
00b 018 017 008 00b 019 018 006
01c 008 006 006 016 016 008 008
01c 01f 017 01c 006 017 008 019
018 006 01c 017 008 008 006 006
006 006 00b 016 00b 018 006 006
01c 016 017 00b 019 018 008 008
006 01c 008 004 008 006 00b 00b
005 001 017 008 004 005 005 006
018 005 01b 017 004 009 006 002
006 008 006 017 006 006 01c 006
018 006 00b 00b 008 004 008 005
004 017 01b 009 006 017 005 005
006 018 006 00b 00b 00b 00b 017
008 017 006 004 00b 006 01c 005
017 01b 009 006 008 006 00b 017
005 005 005 005 006 018 006 00b
00b 00f 007 00b 00b 017 005 00b
006 005 00b 00b 00b 00b 01f 005
006 018 006 00b 00b 00b 00b 00f
007 017 005 006 005 008 004 00b
006 017 005 005 005 005 006 018
01b 009 006 008 006 005 017 00b
006 01b 009 01c 00c 017 00e 017
008 00f 007 005 006 00b 006 008
00b 018 006 00b 00b 006 004 017
017 008 006 006 004 01e 00c 017
00b 006 008 006 006 00b 006 008
006 006 00b 008 006 007 00b 004
00b 008 017 006 006 006 006 004
00a 006 007 006 004 006 004 00a
000 006 004 00b 011 00b 016 01e
017 008 007 008 017 006 01c 006
01c 00b 006 01c 00b 006 01c 011
011 000 016 000 00b 007 004 017
01c 011 006 01c 004 008 019 004
008 00f 007 005 006 00b 006 008
00b 005 005 006 018 018 006 00b
00b 00b 00b 00b 00b 00b 00b 00b
00b 00b 00b 00b 017 004 017 017
017 006 008 006 014 006 002 006
017 017 017 017 01f 017 017 004
017 017 01f 017 017 017 017 017
017 017 00a 016 004 006 006 006
00a 00b 00a 01c 017 005 005 005
005 005 005 005 005 005 005 005
005 005 006 018 006 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 005 017
008 017 006 004 006 00b 006 017
005 005 005 005 005 005 005 005
005 005 005 005 005 005 005 005
005 006 018 006 006 006 006 006
006 006 006 006 006 00a 006 004
00a 007 00f 007 016 005 018 007
008 006 00b 01c 007 007 01c 007
01c 007 01c 00a 006 004 00a 004
008 001 016 01c 001 007 016 01c
00b 004 005 006 00b 009 007 017
01c 019 007 01c 00b 004 00b 007
01c 006 00b 004 008 007 007 01c
006 00b 004 008 007 007 01c 006
00b 007 01c 008 00c 00c 017 00b
009 004 006 007 006 004 006 01e
00c 017 008 00f 007 005 006 006
004 008 006 016 00b 019 01c 017
01c 006 00b 005 006 006 006 017
01c 006 00b 005 006 00b 00f 007
005 004 006 008 017 017 01f 017
017 01c 017 006 01b 009 006 019
00a 01c 016 01c 016 008 017 006
01b 009 01c 00c 00c 017 008 004
008 004 008 005 005 006 009 019
01f 006 019 019 017 017 007 017
004 00b 000 01c 006 014 00b 006
017 017 017 01f 019 004 017 017
008 004 009 017 00b 004 004 008
00b 006 01c 005 006 002 017 01c
004 005 006 008 004 008 016 01c
01b 01c 006 00b 004 006 004 008
004 008 005 005 006 017 004 00b
01c 004 000 006 014 00b 017 017
017 01c 006 008 006 00b 007 006
006 01c 006 00b 006 006 00b 006
01c 017 006 01b 009 006 01c 006
006 01c 005 006 006 01c 005 004
006 017 008 004 004 00b 004 01c
006 004 00b 004 008 017 009 019
016 017 008 017 006 01b 009 00b
006 016 019 009 017 016 019 00b
019 017 017 016 01c 004 008 01c
00b 00b 017 006 01b 005 005 009
006 016 009 017 01c 019 01c 006
017 017 01b 009 01c 004 008 004
006 008 006 004 008 006 006 017
01c 017 006 006 01b 009 01c 006
016 008 017 01b 009 01c 017 006
006 01b 009 019 009 017 008 008
006 006 00b 008 006 00b 006 017
017 01b 009 01c 006 00b 00b 00b
017 004 017 004 011 000 000 011
017 017 000 011 016 004 016 007
011 004 016 000 011 000 011 016
016 016 016 017 017 005 005 005
006 018 006 00b 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
00b 00b 017 017 017 017 017 017
00b 00b 017 008 018 00b 00b 011
006 017 017 005 005 005 005 005
005 005 005 005 005 005 005 005
005 005 006 018 008 00b 00b 006
006 01c 017 017 00b 00b 01f 00b
008 018 00b 00b 011 01c 006 014
00b 008 014 00b 00b 01f 010 01c
01f 017 017 01f 019 006 00a 008
00b 01c 006 006 019 017 010 017
010 006 017 017 017 006 000 007
007 017 000 000 017 007 014 017
016 017 014 01e 017 016 016 002
007 014 019 01e 014 019 019 006
017 017 004 017 017 00b 007 007
01e 017 016 017 008 00b 00b 01c

.bram_init 9
013 01a 00f 007 01a 01c 006 006
01c 006 006 006 006 006 006 006
01c 006 006 006 006 006 006 006
01c 006 006 006 006 006 006 006
01c 006 006 006 006 006 006 006
01c 006 006 006 006 006 006 006
00b 01f 01f 01c 006 006 006 006
01c 006 006 006 006 006 006 006
00f 007 00f 007 00f 007 00f 007
008 005 00b 006 006 01c 00f 007
00f 007 008 00b 006 01c 01c 006
00b 00b 00b 00b 00b 00b 00b 00b
00b 00b 00b 00b 005 00b 018 005
005 005 005 005 005 005 005 005
005 005 005 005 006 018 01b 00f
007 005 005 006 004 012 00f 007
005 008 005 008 012 006 014 01a
005 00b 007 00f 005 008 00f 007
005 00b 016 006 01a 01c 005 00b
018 007 00f 00b 01c 012 00f 007
005 00f 007 005 017 005 008 005
008 00f 007 005 016 006 004 008
00b 01c 005 006 00b 018 01a 006
018 00f 007 005 017 006 016 006
019 00a 000 007 001 016 016 008
00f 007 005 016 008 006 013 004
007 000 016 005 013 00b 014 018
008 006 013 004 007 000 016 005
008 013 013 004 007 000 016 005
008 013 013 004 007 000 016 005
013 008 013 004 007 000 016 005
008 013 013 004 007 000 016 005
008 013 013 004 007 008 016 005
000 013 013 004 007 000 016 005
008 013 013 004 007 000 016 005
013 01c 006 00b 006 01f 005 006
018 006 00b 00b 004 017 01f 006
00b 01f 017 005 005 006 018 006
00b 00f 007 005 005 00f 007 005
005 008 01f 005 006 018 007 00f
006 00b 018 006 00b 006 00a 00f
007 017 005 01f 005 006 018 007
00f 00a 006 004 011 00f 000 007
005 01f 01c 007 00f 000 00a 007
000 00f 019 006 011 007 01c 000
00f 007 007 019 006 011 017 01c
006 00b 00b 00b 00b 00b 00b 00b
00b 00b 00b 017 00f 006 007 017
017 016 017 005 017 01f 008 00f
007 005 01f 017 01f 00f 007 005
01f 007 00f 00b 007 00f 00b 006
00b 006 00b 00b 00b 007 00f 005
006 017 00b 00b 00b 00b 006 00a
006 00f 00b 007 007 00f 005 005
01f 006 007 00f 006 017 01f 019
01e 017 019 017 017 01f 017 01f
00f 007 005 01f 00f 007 005 01f
01f 006 007 00f 00b 00b 007 00f
005 008 000 006 006 007 00f 00b
007 00f 006 00b 00f 007 005 005
01f 006 007 00f 017 006 01f 019
01e 017 017 017 019 01f 017 01f
00f 007 005 01f 00f 007 005 01f
005 005 005 005 005 005 005 005
005 005 006 018 00f 007 005 01c
008 000 004 019 014 013 018 006
007 016 005 01c 006 01c 005 005
005 005 006 00a 01c 006 00b 00b
00f 007 016 017 017 017 005 01f
017 01f 00f 007 005 01f 005 005
006 018 006 00b 00b 00b 00b 017
017 017 00f 007 017 005 01f 00f
007 005 01f 00f 007 005 00f 007
005 005 005 00b 006 01a 01a 01a
006 006 006 006 01f 017 006 017
017 01f 01c 006 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
00f 007 017 017 017 005 01f 017
01f 00f 007 005 01f 007 00f 007
00f 005 00b 005 00b 007 00f 00b
005 00b 005 00b 006 017 00a 006
000 006 007 00f 00b 01f 006 006
007 00f 00b 006 007 00f 00b 01f
006 007 00f 00b 00f 007 005 000
006 006 007 00f 007 00b 00f 007
005 017 017 01f 00f 007 005 006
006 01f 01f 00f 007 005 006 007
00f 007 00b 00f 007 005 017 017
01f 00f 007 005 01f 016 008 00f
007 007 005 000 017 01f 007 00a
017 00f 007 005 000 006 01f 00f
007 005 017 017 01f 00f 007 005
01f 01c 00f 007 005 017 01f 006
005 005 005 005 005 005 005 005
005 005 005 005 006 018 007 006
016 00b 01c 007 016 005 008 006
006 01c 007 006 016 00b 01c 007
016 005 008 006 006 01c 000 004
019 014 013 016 00b 004 00b 017
017 01f 006 01c 000 004 019 014
013 016 005 00b 004 00b 017 017
01f 006 01c 00f 007 005 01f 006
01c 006 01c 006 00b 00b 00b 00b
00b 005 017 017 017 00b 005 00b
006 00a 00f 007 005 006 01f 005
005 005 005 005 006 018 006 00b
008 005 006 019 00a 006 006 016
016 01f 005 00f 007 016 006 005
005 017 016 01f 005 006 00b 00f
007 005 006 008 017 006 01f 01c
005 00f 007 016 006 005 005 006
016 01f 005 006 00b 01c 006 00b
00b 00b 00b 00b 00b 009 00f 007
005 01f 005 005 005 005 005 005
006 018 017 017 005 006 006 01f
017 005 00f 007 008 00b 006 006
006 008 005 006 006 01f 017 005
00f 007 008 00b 006 008 005 006
006 01f 017 005 00f 007 008 00b
006 009 005 006 006 01f 017 005
008 008 00f 007 01c 017 017 017
01f 006 00b 00b 00b 00b 00b 00b
017 006 009 00f 007 005 01c 005
006 006 01f 017 005 00f 007 008
00b 005 006 006 01f 017 005 00f
007 008 00b 005 006 006 01f 017
005 00f 007 008 005 006 006 008
00f 007 01c 005 005 008 017 017
017 01f 006 006 006 006 00b 008
00f 007 005 01f 005 005 005 005
005 005 006 018 00f 007 01c 006
00b 00b 00b 00b 00b 00b 00b 017
006 009 00f 007 005 01f 005 005
005 005 005 005 005 006 018 017
005 006 006 01f 017 005 00f 007
008 00b 005 006 006 01f 017 005
00f 007 008 00b 006 006 006 008
005 006 006 01f 01f 005 00f 007
008 00b 006 008 005 006 006 01f
01f 005 008 008 00f 007 01c 017
017 017 017 01f 01c 006 00b 00b
00b 00b 009 00f 007 005 01f 005
005 005 005 006 018 017 017 005
006 006 01f 017 005 00f 007 008
00b 006 008 005 006 006 01f 017
005 008 008 00f 007 01c 006 017
01f 01c 006 00b 00b 00b 00b 00b
017 006 009 00f 007 005 01f 005
005 005 005 005 006 018 017 005
006 006 01f 017 005 00f 007 008
00b 005 006 006 01f 017 005 00f
007 008 00b 006 006 008 005 006
006 01f 017 005 008 008 00f 007
01c 006 007 016 016 008 005 006
00b 01c 006 00b 00b 00b 00b 00b
00b 00b 017 006 009 00f 007 005
01f 005 005 005 005 005 005 005
006 018 017 005 006 006 01f 017
005 00f 007 008 00b 005 006 006
01f 017 005 00f 007 008 00b 006
006 006 008 005 006 006 01f 017
005 00f 007 008 00b 00b 005 006
006 01f 017 017 006 006 006 006
008 008 008 00b 006 006 006 01c
001 006 01c 00b 006 01c 00f 007
01c 006 00b 00b 009 00f 007 005
01f 005 005 006 018 017 005 006
006 01f 017 005 008 008 00f 007
005 01c 00f 007 005 017 01f 007
00f 00b 01c 006 00b 00b 00b 017
006 009 00f 007 005 01c 005 006
006 01f 017 005 008 008 00f 007
005 01f 005 005 005 006 018 005
006 006 01f 017 005 008 008 00f
007 01c 017 01f 00f 007 017 005
01f 01c 006 00b 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
00b 009 00f 007 005 01c 017 017
005 006 006 01f 017 005 008 008
00f 007 005 01f 005 005 005 005
005 005 005 005 005 005 005 005
005 005 006 018 006 008 005 006
006 01f 017 005 00f 007 008 00b
00f 007 005 00f 007 005 017 006
01f 00f 00f 00f 007 007 007 005
005 005 00f 00f 00f 007 007 007
005 005 005 006 009 00f 007 01c
006 01c 017 009 006 017 017 01f
006 016 008 006 017 01f 00b 017
00b 017 01f 006 016 008 006 004
00a 017 01f 006 00b 017 00b 016
019 016 01c 017 01f 006 01c 017
01f 01c 017 01f 006 01c 006 00b
00f 007 005 01f 00f 007 005 01f
005 006 018 006 00b 00b 00b 00b
00b 00b 00b 00b 00f 007 005 006
006 01f 00f 00f 007 007 005 005
00f 00f 007 007 005 005 00f 007
005 006 01c 005 005 00b 005 005
00b 017 017 01f 006 006 00b 008
017 01f 006 00b 005 005 005 005
005 005 005 005 006 018 006 00b
006 007 00f 017 007 00f 005 006
006 006 00b 008 00f 007 005 008
017 00f 007 005 01f 005 006 018
006 00b 00b 00b 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
00f 007 005 006 007 00f 007 00f
007 00f 007 00f 007 00f 00f 00f
007 007 005 005 006 006 006 006
007 00f 005 005 008 00b 00b 00b
00b 00b 00b 01f 006 006 00b 008
005 00b 006 01f 01c 008 00b 01f
006 01c 01f 006 01c 008 009 01c
01f 006 016 008 006 006 00b 008
006 006 007 008 006 017 006 01c
01f 006 01c 008 000 007 013 007
004 016 005 013 006 006 00b 008
006 01f 006 006 00b 00f 007 005
01f 006 005 005 005 005 005 005
005 005 005 005 005 005 005 005
005 006 018 008 006 008 006 008
00b 006 01f 01c 005 006 006 01f
006 01f 006 01c 006 01f 005 006
006 01f 006 006 01f 01c 006 00b
00b 00b 00b 00b 00b 00b 00b 00b
00f 007 005 01f 00f 007 005 01f
00f 007 005 008 00b 007 00f 00b
007 00f 00b 007 00f 00b 006 00b
00b 00f 007 005 00f 007 005 00f
007 005 006 006 007 00f 006 017
006 005 00b 00f 007 005 01f 006
005 005 005 005 005 005 005 005
005 006 018 01f 006 01c 005 005
008 01f 00c 00c 017 00b 016 008
00b 006 00b 01f 01c 00c 00b 01c
00f 007 005 01f 006 01c 012 012
014 004 008 006 00b 007 00f 005
004 008 00f 007 005 00f 007 005
00f 007 005 007 00f 007 00f 017
006 005 008 004 00b 005 006 018
005 005 006 004 008 005 005 00b
016 006 00b 01c 007 00f 006 00b
00f 007 005 00f 007 00f 005 007
005 007 00f 007 00f 005 005 008
005 00b 005 016 008 00b 005 006
004 00b 01c 018 01c 006 018 006
00b 00b 00b 00b 00b 00b 00b 00b
00b 00b 00b 00b 00b 00b 00b 00b
00b 006 01a 006 01a 00f 007 005
00f 007 00b 005 00f 007 00b 005
00f 007 00b 005 00b 007 00f 005
00b 006 00b 012 007 01a 00f 007
005 01f 00f 007 005 01f 00f 007
005 01f 00f 007 005 01f 00f 007
005 01f 00f 007 005 01f 00f 007

.bram_init 10
118 120 009 118 128 00b 028 028
100 110 010 000 000 0b0 068 1b0
020 0b0 008 0ff 020 000 008 060
000 0b8 10a 100 068 101 150 100
150 101 012 130 0b2 032 1b0 0b1
0ff 100 012 108 168 068 160 060
011 100 0ff 000 008 060 000 0b8
100 108 10a 100 101 068 150 068
100 0b0 0ff 00a 0ff 000 008 101
110 101 100 011 008 100 010 118
100 100 018 010 109 010 100 118
100 100 018 010 109 010 100 108
100 101 028 010 010 028 008 008
000 008 119 110 0e8 008 101 110
101 009 100 010 108 100 010 119
010 100 108 100 010 119 010 100
108 100 010 119 010 110 009 010
100 009 000 008 108 0e8 1e7 0e7
101 0ff 008 020 0e7 1e7 0e8 1e7
0e2 0e7 1e2 05a 15a 058 0ff 058
058 010 018 0e7 0e2 1e7 0e8 000
040 040 040 040 040 040 000 040
040 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 040 040 000 000 000 000 000
000 000 000 000 000 000 040 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 040
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 040 040 000 000 000
000 040 040 000 000 000 040 040
040 040 040 040 040 040 040 040
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
040 040 040 040 040 000 000 040
040 040 000 040 000 000 000 000
000 000 000 15b 000 15b 15b 050
15b 15b 050 15b 15b 050 159 019
018 15c 000 098 1db 000 0d9 15b
05b 000 04b 080 008 05d 0dc 10e
1dc 008 158 0dc 10e 15c 009 01e
000 008 000 15e 15d 1c8 1dd 01c
1dc 018 01e 01b 080 14b 14f 14f
14f 0d6 11a 1d9 0d6 00f 14f 14f
14f 14b 159 15c 05d 008 159 15c
058 0dc 09c 010 00b 01a 199 15b
0dd 000 008 05d 000 008 158 000
008 0c8 09b 088 10b 102 008 11c
09c 0ce 10b 102 008 118 09c 0ce
10b 102 159 15c 0d3 159 15c 1d2
14b 000 09b 00f 11c 0cf 08c 0dc
016 140 05b 09c 108 11c 0c0 05b
09c 108 000 05b 09c 108 000 05b
09c 108 000 159 0db 118 08c 118
08c 118 19d 05b 09c 108 11c 05b
09c 108 11c 05b 09c 108 15b 11a
15c 108 15b 018 119 082 11c 00c
00e 108 19d 10e 009 002 11c 00c
00e 108 19d 10e 009 002 159 0db
19a 0da 108 159 1db 19d 159 0db
19a 0da 108 199 15b 0db 15b 000
159 0dc 108 119 00f 099 0cf 059
11e 016 05b 14f 05b 09c 108 099
05b 09c 108 059 11e 05b 000 05b
09c 108 199 01d 159 159 119 00f
11c 0cf 01c 14f 159 0db 00f 10f
0dc 016 15b 000 05b 09c 108 0dd
05d 188 11c 0c0 05b 09c 108 15c
018 099 000 159 1dc 148 119 0dc
11d 159 0d8 19d 0dc 157 05b 09c
108 11d 119 00f 11d 000 0d9 05b
013 0c8 00c 000 0dc 118 099 188
15b 00f 05b 09c 108 199 000 0d4
08e 00e 159 099 00f 11c 0cf 119
11a 092 1dc 0dd 15b 000 159 09e
15b 000 08c 00e 008 14c 000 008
180 158 05d 118 148 15b 01c 05b
082 093 008 008 00c 00c 00c 00c
094 148 008 00c 00c 008 08c 002
053 053 01e 00c 00c 00d 008 0d4
008 00c 08c 00c 01e 00c 000 140
093 156 053 018 05b 119 1db 199
080 14b 0c8 15c 059 10e 0c0 11b
158 018 0d9 11a 019 1dc 018 09d
1c0 09b 05b 19c 01c 058 18b 01c
0c8 1dc 0d0 1c8 1dc 09b 018 01b
15b 080 11a 1dd 000 0d8 15b 102
0d6 008 008 1d7 017 1c8 008 008
0d6 080 0d6 008 008 00b 017 1d7
1c8 10b 0d6 080 0d6 008 008 1d7
00b 1cb 1ca 00f 01b 0d6 008 00b
1d7 1d7 1d7 1d7 1df 01b 0d6 008
15a 01e 088 099 099 158 11e 0cc
000 00a 010 05c 01d 00c 08c 011
1de 059 05b 00a 010 05c 01d 00c
08c 013 058 000 010 0c8 05b 1db
05e 048 08c 04e 08c 000 010 0c8
0c8 0dc 00a 01e 000 010 0c8 0c8
05b 00a 019 159 00e 019 009 00a
015 01c 119 1da 018 11a 14b 15d
01c 108 1d8 15c 000 013 156 05d
018 00c 0cc 002 14b 14f 14f 14f
148 05b 0c6 148 14f 14f 14f 14f
14b 113 000 0d6 0d4 0cc 042 010
113 080 1d2 093 000 0d6 095 0cc
042 009 09a 008 1da 000 0d6 0d4
0cc 042 158 019 042 0d6 093 0cc
042 15b 189 152 000 0d6 0d4 0d6
082 0d6 150 154 0d6 082 14b 14f
14f 006 152 11a 05e 05b 0cc 14f
14f 14f 14b 159 09e 19a 05b 05d
188 05b 080 14b 14f 14f 14f 006
150 106 148 14f 14f 14f 14f 14b
19b 1db 159 15b 1dd 080 14b 14f
14f 14f 0d6 0db 1db 0cc 14f 14f
14f 14f 14b 0d6 0cc 05d 0d6 188
089 14b 000 15c 000 0db 05b 19b
19b 100 019 000 01c 108 05c 15b
059 100 059 11a 15c 188 148 0dd
000 0dc 0db 15d 0d4 088 018 05c
1d9 019 119 0dc 018 000 19b 017
157 058 000 19b 008 148 118 058
000 119 000 0d9 119 01d 159 159
11a 000 11a 018 05b 119 15b 048
1da 0c0 159 099 000 099 018 099
01c 0d9 159 1dc 140 1dc 148 11c
0c8 058 159 0db 000 0db 018 099
01c 0d9 159 119 000 119 01b 1dc
058 0dc 159 0dc 100 119 01b 1dc
0dc 100 159 0db 0db 05c 159 09e
1db 19d 09b 000 09b 019 148 15b
000 099 1dd 099 1dd 0d9 05b 1dd
09b 019 148 09a 00a 10a 1d0 1d0
1d0 1d1 1d2 1d1 0d0 0d0 0d0 0d1
0d2 0d1 0cc 0cc 0cc 0cd 0cd 0cd
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
040 08d 1cd 112 1c2 0d3 114 0d9
1c2 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 180 000 180 000
080 000 040 000 140 000 000 000
180 000 180 000 080 000 040 000
140 000 040 000 1c0 000 040 000
140 000 1c0 000 000 040 040 000
1c1 183 042 1db 01a 058 199 1b6
077 035 1f4 06d 1ac 1ee 02f 16d
0ac 0ee 12f 0b6 177 135 0f4 0db
11a 158 099 100 0c1 083 142 0db
11a 158 099 100 0c1 083 142 16d
0ac 0ee 12f 0b6 177 135 0f4 1b6
077 035 1f4 06d 1ac 1ee 02f 000
1c1 183 042 1db 01a 058 199 1b7
076 034 1f5 06c 1ad 1ef 02e 001
1c0 182 043 1da 01b 059 198 0da
11b 159 098 101 0c0 082 143 16c
0ad 0ef 12e 0b7 176 134 0f5 16c
0ad 0ef 12e 0b7 176 134 0f5 0da
11b 159 098 101 0c0 082 143 001
1c0 182 043 1da 01b 059 198 1b7
076 034 1f5 06c 1ad 1ef 02e 16e
0af 0ed 12c 0b5 174 136 0f7 0d8
119 15b 09a 103 0c2 080 141 003
1c2 180 041 1d8 019 05b 19a 1b5
074 036 1f7 06e 1af 1ed 02c 1b5
074 036 1f7 06e 1af 1ed 02c 003
1c2 180 041 1d8 019 05b 19a 0d8
119 15b 09a 103 0c2 080 141 16e
0af 0ed 12c 0b5 174 136 0f7 0d9
118 15a 09b 102 0c3 081 140 16f
0ae 0ec 12d 0b4 175 137 0f6 1b4
075 037 1f6 06f 1ae 1ec 02d 002
1c3 181 040 1d9 018 05a 19b 002
1c3 181 040 1d9 018 05a 19b 1b4
075 037 1f6 06f 1ae 1ec 02d 16f
0ae 0ec 12d 0b4 175 137 0f6 0d9
118 15a 09b 102 0c3 081 140 008
008 008 00a 008 008 008 008 022
004 004 004 001 101 101 004 004
050 040 040 040 040 040 004 004
090 080 080 080 080 080 004 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
040 040 040 040 040 000 000 040
01b 10a 099 05d 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
040 040 040 040 040 040 040 040
040 040 040 040 040 040 040 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 197
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 11
010 000 000 018 018 000 001 021
020 000 001 029 028 000 001 031
030 000 000 008 000 008 018 018
012 010 0ff 158 001 021 020 058
000 000 010 010 000 000 018 018
000 001 021 020 000 001 029 028
000 001 001 031 021 030 020 100
000 001 001 029 031 028 030 101
100 000 000 018 018 100 000 001
021 020 000 001 031 030 101 101
100 100 000 000 010 010 000 000
018 018 000 001 031 030 101 101
100 100 000 000 010 010 000 000
018 018 000 001 031 030 101 101
100 100 000 000 010 010 000 000
018 018 000 001 021 020 000 100
000 0ff 008 101 000 100 100 0ff
100 158 001 029 028 000 001 031
030 000 000 000 008 010 00b 013
163 158 000 018 018 000 0ff 108
001 021 020 000 001 029 028 000
001 031 030 000 000 018 01a 000
008 000 001 001 00b 010 100 021
029 013 024 058 028 070 060 088
100 008 100 008 110 108 110 001
000 031 018 030 018 000 001 001
021 029 024 02d 0e0 0e0 104 103
001 031 030 000 009 100 008 120
000 010 010 103 000 000 018 0e0
018 000 001 0e0 021 008 109 008
008 108 001 029 02d 106 104 0b0
000 1e1 133 008 018 17b 10e 17c
100 011 120 120 008 108 010 100
008 108 108 101 119 118 001 029
128 018 018 001 029 008 028 058
000 001 031 030 000 0ff 060 163
008 0ff 000 010 014 1e0 10b 078
098 103 105 098 1e0 000 108 17b
1cb 078 0ff 17b 19c 17d 0ff 001
031 033 0e0 108 0e0 108 001 031
036 104 000 000 008 00b 0e0 108
078 100 000 0e0 108 0e0 0ff 100
108 008 100 108 100 108 010 000
001 031 109 010 010 110 101 1e1
1e1 1e0 090 0ff 0ff 100 108 0e0
110 0e3 1e1 110 078 078 120 0e0
120 000 001 029 028 100 104 000
001 021 0e0 020 1e1 130 078 000
001 029 028 100 000 001 031 036
0c8 100 17b 000 17c 000 0e0 1e0
000 110 008 018 0e0 01e 110 00e
0d8 008 0d8 100 010 108 110 10b
001 021 024 001 029 199 1e0 000
0d8 100 019 128 110 118 113 001
031 033 100 0e0 1e1 130 00e 110
000 001 008 021 008 020 030 000
1c8 001 029 02e 104 000 098 00d
1e0 000 008 0b0 1e0 000 108 0d8
010 118 098 108 100 010 178 000
19c 0ff 108 110 10b 0ff 110 118
113 100 000 0d8 100 100 019 128
108 110 118 113 103 108 008 100
108 0a8 110 000 010 010 0d8 106
000 105 098 108 098 000 108 1c0
008 1b5 19c 1b3 1c0 100 183 078
080 108 100 0a8 080 0ff 1c0 104
198 105 0d8 108 1b5 1b4 108 000
018 018 0d8 000 1bd 1de 1bb 1b4
198 001 029 028 000 0ff 001 021
020 0d8 0c0 000 0ff 0a8 0ff 0c8
100 000 19c 0e0 0e0 008 10c 078
17b 108 101 1e1 1e1 1e0 090 0ff
0ff 0e0 0e0 108 000 018 018 000
1e0 0e0 0e0 0e0 0e0 0e0 0e0 0e0
0e0 008 101 008 011 118 103 110
108 008 101 101 010 109 108 178
17b 1e1 133 078 010 019 130 118
010 110 000 0e0 0e0 008 1e1 000
130 018 018 008 000 0e0 108 0e0
0ff 0e0 108 001 021 020 100 000
0e0 108 0ff 0e0 0e0 008 110 010
110 1e1 108 078 128 128 000 001
0e0 021 020 1e1 130 078 000 001
029 028 100 104 000 001 031 036
0c8 100 17b 000 17c 0e0 108 000
0e3 0e0 078 000 008 00e 0e0 078
10b 000 010 013 0e0 198 0e0 0ff
0c8 100 000 17b 0ff 078 100 000
19c 0ff 0e0 0e0 008 1e1 120 010
001 029 028 000 0e0 0ff 094 0ff
078 100 000 0e0 108 0e0 0ff 0c8
100 000 19c 0e0 098 10c 000 008
00c 0e0 178 0ff 098 100 000 17b
0ff 0e0 0e3 00b 1e1 078 108 120
120 078 000 001 031 0e0 030 1e1
128 178 000 000 008 008 100 000
000 010 014 098 100 17b 000 178
0ff 100 058 120 000 108 058 100
110 070 058 058 060 113 17d 110
058 001 021 020 100 000 0ff 000
060 108 070 108 058 118 058 058
000 018 01b 110 10b 17d 001 031
034 000 098 100 000 0e0 108 0e0
0e0 108 0e0 108 001 029 02e 106
000 0d8 100 000 1ce 0e0 0c8 10e
001 031 036 0e0 198 0e0 078 1e0
000 1e0 000 0e0 0e0 010 1e1 120
008 0ff 0c8 100 000 19c 0ff 0e0
1e0 110 008 0e0 100 108 010 108
060 1e0 108 1a0 000 060 100 108
008 060 060 070 110 070 088 108
088 060 058 0ff 060 0ff 108 0ff
110 078 008 0ff 110 0ff 008 000
008 00b 000 018 168 068 008 090
000 108 068 1e0 008 078 018 068
108 000 010 010 000 001 001 021
029 020 028 000 0ff 16b 0ff 080
0d8 100 019 128 110 113 103 110
019 0d8 128 101 019 138 118 039
138 129 131 118 133 183 019 108
17b 0ff 008 018 118 008 011 001
031 001 029 119 008 011 118 000
008 011 118 011 108 110 120 019
0e8 008 011 119 119 118 020 019
108 110 118 100 0e8 100 019 0ff
1e7 0e2 0e7 100 018 000 010 010
100 102 008 058 0e7 0e2 1e7 0e8
001 021 020 108 101 118 010 102
020 101 119 000 010 010 100 102
008 0ff 010 018 0ff 1e7 0e7 100
0ff 100 0ff 101 119 0e8 111 031
109 121 029 0ff 010 110 009 118
100 110 130 0e8 128 021 118 109
021 0ff 111 029 109 121 029 119
0ff 101 0ff 008 011 110 118 019
120 0e8 008 010 118 010 0e8 110
0ff 118 101 118 111 109 021 032
101 122 031 119 129 031 130 022
0e8 100 0ff 008 118 011 121 118
021 110 128 120 120 0e8 121 020
0ff 108 008 118 018 0e8 019 120
118 0ff 008 010 110 1e7 0e2 0e7
108 108 008 110 010 0e7 0e2 1e7
0e8 008 010 008 008 110 101 058
100 111 100 008 058 100 0ff 100
0e8 1e7 0e2 0e7 011 021 120 010
00a 058 018 108 102 058 0e7 0e2
1e7 0e8 1e7 0e2 0e3 0e3 0e7 008
010 010 103 008 108 103 000 060
060 018 108 103 058 15a 108 068
0e7 0e2 0e3 0e3 1e7 0e8 1e7 0e7
0e1 001 021 0e0 0e0 008 020 0e0
1e0 008 0e1 0e1 0e1 0e2 000 0e7
1e7 0e8 1e7 0e2 0e3 0e3 0e7 000
010 008 010 103 00b 060 008 108
103 068 0e7 0e2 0e3 0e3 1e7 0e8
018 108 103 058 15a 060 060 108
100 018 000 0ff 119 008 118 009
108 000 018 018 100 008 100 110
011 0e8 1e7 0e2 0e3 102 01a 038
028 029 129 120 008 050 121 009
108 100 120 100 101 120 101 029
149 100 120 028 102 008 10a 040
108 029 028 102 129 100 102 042
059 121 021 121 021 121 021 022
008 102 009 118 03a 150 109 109
020 118 031 029 028 129 0ff 101
0ff 118 102 0ff 118 102 0ff 03a
048 03b 11b 01b 160 118 039 009
0ff 00a 102 0ff 030 118 000 031
130 000 018 018 100 008 100 110
011 0e2 0e3 1e7 0e8 0e8 1e7 0e2
0e3 0e3 0e3 0e3 0e4 0e4 0e4 0e4
0e5 0e5 0e5 0e7 008 020 010 018
020 105 108 100 020 105 17d 105
0a0 078 060 068 000 078 060 013
0a0 068 000 008 060 068 078 0a0
020 010 0b3 175 073 15a 173 05b
184 184 18c 0ff 058 0e7 0e2 0e3
0e3 0e3 0e3 0e4 0e4 0e4 0e4 0e5
0e5 0e5 1e7 0e8 1e7 0e2 0e3 0e3
0e3 0e3 0e4 0e4 0e4 0e4 0e5 0e5
0e5 0e5 0e6 0e6 0e6 0e7 00c 008
008 018 105 008 1e5 108 105 0b8
0e7 0e2 0e3 0e3 0e3 0e3 0e4 0e4
0e4 0e4 0e5 0e5 0e5 0e5 0e6 0e6
0e6 1e7 0e8 106 103 102 100 101
101 101 102 102 105 158 160 008
10d 108 000 018 118 008 008 05a
0b3 1b5 160 000 05a 05a 0ff 05a
0ff 05a 0ff 15a 167 0ef 1e9 058
108 0ca 147 0ff 06b 05a 16f 0ff
161 05b 0c0 1c6 160 000 05a 008
0ff 000 05a 0ff 162 058 108 05a
0ff 100 160 058 108 05a 05a 0ff
100 160 058 108 05a 05a 0ff 100
160 05a 0ff 161 160 167 00f 108
1c8 05a 106 060 110 009 100 009
111 009 108 000 018 01d 1c6 103
05a 158 102 1ba 162 06b 000 008
0ff 100 160 0c0 103 1c6 0e0 0a0
0ff 100 160 0c5 1c6 1a8 000 008
00d 058 100 108 0c8 0a8 0ff 008
0d8 0ff 080 100 088 000 16b 05b
16b 0ff 1bb 0ff 1aa 008 080 15a
088 000 0ff 160 161 009 108 058
108 058 108 0c3 0c3 1c5 170 003
100 101 033 010 008 018 05a 073
05e 108 05a 106 106 058 158 101
0a0 070 078 0ff 00d 0d8 0c0 0d8
108 0d9 1c6 0c8 160 0d9 021 130
160 15a 000 0c0 1c5 10b 008 0ff
058 0c0 1c5 110 058 110 008 0ff
108 0ff 100 160 05a 101 058 108
058 108 0c4 0c4 1c5 094 05e 108
106 05e 05a 106 058 158 0a0 090
098 0ff 100 160 100 160 05a 101
103 0ff 100 110 100 101 160 101
0ff 080 100 088 000 1bd 000 101
103 0ff 0c4 1c5 104 0ff 0c0 058
1c5 008 110 058 00c 110 00c 0ff
15a 020 108 020 108 0c0 15b 06a
146 068 130 080 100 088 000 160
1bd 1be 065 00e 0c0 1c5 0bb 160
06a 0a8 028 169 000 020 108 0ff
0e1 0e1 080 100 088 0e1 0e1 000
15a 1ba 06a 028 0ff 0ba 0ff 1bd
080 060 088 000 0ff 020 108 020
100 110 100 021 120 100 1bd 080
0ff 080 100 1bd 088 000 0ff 163
1a3 008 080 088 000 0ff 080 100
1bd 088 000 06d 008 0b0 013 160
100 115 160 013 115 160 1bd 080
060 088 000 0ff 1e7 0e2 0e3 0e3
020 011 010 021 029 04a 06a 022
018 010 030 02a 120 020 128 128
04a 032 150 020 01b 029 068 112
111 118 118 018 038 0e2 0e3 0e3
1e7 0e8 1e7 0e2 0e3 0e3 0e3 0e3
0e4 0e4 0e4 0e4 0e5 0e5 0e5 0e5
0e6 0e7 008 008 010 020 028 018
160 118 020 128 111 028 028 110
103 060 068 0e7 0e2 0e3 0e3 0e3
0e3 0e4 0e4 0e4 0e4 0e5 0e5 0e5
0e5 0e6 1e7 0e8 128 028 05b 103
103 0ff 018 020 120 118 0ff 168
128 160 028 028 1b0 0ff 119 020
110 128 023 029 05b 000 0b0 0ff
000 008 060 000 0b8 100 010 158
05b 0ff 10a 100 00a 160 06a 168
062 101 0b6 020 028 106 019 111
118 039 0b9 0b0 009 1bd 108 0b8
17d 008 110 178 010 175 108 114
1b5 09d 04c 13a 09d 044 030 152
0b6 008 09e 008 038 150 1b0 1b8
1b0 01e 108 008 158 05a 059 0ff

.bram_init 12
000 000 000 008 038 000 100 100
000 100 100 100 100 100 100 100
000 100 100 100 100 100 100 100
000 100 100 100 100 100 100 100
000 100 100 100 100 100 100 100
000 100 100 100 100 100 100 100
0e7 000 000 000 100 100 100 100
000 100 100 100 100 100 100 100
007 0e7 000 008 000 010 000 018
110 009 011 108 110 0ff 000 008
000 018 108 008 108 0ff 000 1e7
0e0 0e0 0e0 0e1 0e1 0e1 0e1 0e2
0e2 0e2 0e7 0e7 0e0 0e0 0e8 0e0
0e0 0e0 0e1 0e1 0e1 0e1 0e2 0e2
0e2 0e7 0e7 0e7 1e7 0f0 020 000
010 010 019 128 010 000 001 039
039 130 021 130 008 101 039 009
021 129 001 021 021 120 001 031
031 018 121 020 009 000 021 130
0e8 000 010 010 0ff 000 000 010
010 001 029 008 008 028 120 009
120 001 021 020 108 110 010 008
018 000 009 100 120 0e8 020 100
0e8 001 029 029 008 100 108 101
041 129 011 121 021 109 120 110
001 021 021 108 009 108 020 021
121 018 129 021 020 108 118 0e8
021 121 028 029 129 018 131 02a
021 048 028 029 129 018 131 02a
021 048 028 029 129 018 131 02a
048 020 01a 018 118 04a 130 019
020 02a 019 018 118 029 130 01a
020 049 01a 018 118 021 130 018
04a 01a 028 029 129 018 131 02a
021 048 02a 029 129 04a 131 028
01a 0ff 1e7 0e7 100 0ff 0e7 1e7
0e8 1e7 0e2 0e7 00a 058 0ff 100
158 0ff 058 0e7 0e2 1e7 0e8 1e7
0e7 000 010 010 008 000 008 008
018 110 0ff 0e7 1e7 0e8 000 008
100 008 0e8 1e7 0e7 100 108 000
018 008 018 000 0e7 1e7 0e8 000
010 108 100 008 118 001 008 021
020 000 0ff 000 018 008 108 110
008 001 008 100 108 021 0ff 008
001 108 021 010 100 110 008 0ff
1e7 0e2 0e3 0e3 0e3 0e3 0e4 0e4
0e4 0e4 0e7 018 000 113 018 008
010 10b 008 018 020 000 180 000
010 010 000 060 0ff 000 010 010
000 000 010 010 000 008 008 100
008 100 010 170 010 000 008 00b
110 058 008 008 008 008 108 068
100 000 010 018 000 008 00c 018
000 100 001 021 100 060 000 074
14b 008 000 048 090 000 010 0ff
000 010 010 000 000 018 018 000
0ff 100 000 010 010 010 000 008
00b 180 061 100 100 001 029 119
000 008 100 008 000 010 00b 010
000 100 001 021 060 100 000 073
13b 008 038 050 000 000 010 0ff
000 018 018 000 000 010 010 000
0e7 0e2 0e3 0e3 0e3 0e3 0e4 0e4
0e4 0e4 1e7 0e8 000 018 018 0ff
118 008 008 000 009 008 109 118
110 158 010 0ff 108 0ff 058 058
058 058 15a 06a 0ff 1e7 0e2 0e7
001 029 110 018 010 008 028 000
058 0ff 000 010 010 000 0e7 0e2
1e7 0e8 1e7 0e2 0e3 0e3 0e7 010
018 018 000 018 008 018 000 000
010 010 000 000 018 018 000 010
008 010 018 110 100 008 000 018
100 100 100 100 0ff 058 100 068
060 0ff 000 1e7 0e2 0e3 0e3 0e3
0e3 0e4 0e4 0e4 0e4 0e5 0e5 0e7
000 018 008 010 008 018 000 060
0ff 001 021 020 000 000 008 000
018 008 058 058 058 000 018 058
058 058 008 110 100 060 00b 104
083 100 000 018 10b 0ff 103 100
000 018 10b 100 000 018 10b 0ff
100 000 018 10b 001 021 024 064
103 103 004 08c 170 174 001 021
020 058 018 0ff 000 010 010 103
104 000 0ff 000 018 01d 104 005
0a5 188 18c 001 021 020 070 058
0ff 000 010 010 000 19b 108 001
021 180 020 018 078 000 000 00b
008 001 021 020 060 100 000 001
021 020 098 090 000 000 010 010
000 000 000 018 018 058 000 100
0e7 0e2 0e3 0e3 0e3 0e3 0e4 0e4
0e4 0e4 0e5 0e5 1e7 0e8 108 108
158 010 0ff 108 158 010 110 17b
108 0ff 108 108 158 010 0ff 108
158 010 110 17b 108 0ff 068 06b
003 06c 068 158 00b 070 108 058
098 0ff 173 0ff 068 06b 003 06d
068 158 008 10b 088 108 058 0a8
0ff 18c 0ff 000 018 018 000 100
0ff 19c 0ff 1e7 0e2 0e3 0e3 0e3
0e7 022 018 028 008 110 018 10a
131 032 000 008 008 100 000 0e7
0e2 0e3 0e3 0e3 1e7 0e8 15a 022
110 060 100 058 00a 110 158 168
168 000 060 001 021 168 00b 060
020 058 168 000 060 108 060 000
008 00b 15a 158 060 100 000 0ff
060 001 021 168 00b 060 020 100
168 000 060 108 060 0ff 1e7 0e2
0e3 0e3 0e3 0e3 0e7 008 000 010
010 000 0e7 0e2 0e3 0e3 0e3 0e3
1e7 0e8 010 008 060 1e0 100 000
008 0e0 000 010 008 108 100 103
102 168 060 1e0 100 000 008 0e0
000 010 008 108 100 168 060 1e0
100 000 008 0e0 000 010 008 108
100 10b 060 100 1e0 000 008 0e0
008 108 000 010 0ff 078 058 070
0ff 1e7 0e2 0e3 0e3 0e3 0e3 0e7
010 100 008 000 010 010 000 068
100 1e0 000 008 0e0 000 018 008
108 068 1e0 100 000 008 0e0 000
010 008 108 068 100 1e0 000 008
0e0 000 018 008 01b 100 103 110
000 010 0ff 058 061 119 060 058
078 000 100 173 15a 163 173 108
000 018 018 000 0e7 0e2 0e3 0e3
0e3 0e3 1e7 0e8 000 010 0ff 1e7
0e2 0e3 0e3 0e3 0e3 0e4 0e7 008
100 060 000 010 010 000 0e7 0e2
0e3 0e3 0e3 0e3 0e4 1e7 0e8 010
058 1e0 100 000 008 0e0 000 010
008 108 058 1e0 100 000 008 0e0
000 010 008 108 100 103 103 160
058 1e0 100 000 100 0e0 000 010
008 108 100 160 058 100 1e0 000
100 0e0 008 108 000 010 0ff 070
068 080 078 0ff 0ff 1e7 0e2 0e3
0e3 0e7 008 000 010 010 000 0e7
0e2 0e3 0e3 1e7 0e8 010 008 058
1e0 100 000 008 0e0 000 010 008
108 100 160 058 1e0 100 000 008
0e0 008 108 000 010 0ff 100 068
0ff 0ff 1e7 0e2 0e3 0e3 0e3 0e7
008 100 060 000 010 010 000 0e7
0e2 0e3 0e3 0e3 1e7 0e8 010 058
1e0 100 000 008 0e0 000 010 008
108 058 1e0 100 000 008 0e0 000
010 008 108 100 100 160 058 100
1e0 000 008 0e0 008 108 000 010
0ff 100 111 171 169 118 021 110
009 0ff 1e7 0e2 0e3 0e3 0e3 0e3
0e4 0e7 008 100 078 000 010 010
000 0e7 0e2 0e3 0e3 0e3 0e3 0e4
1e7 0e8 010 068 1e0 100 000 008
0e0 000 010 008 108 068 1e0 100
000 008 0e0 000 010 008 108 100
104 103 178 068 1e0 100 000 008
0e0 000 010 008 108 17b 068 100
1e0 000 008 058 100 100 101 101
10c 160 161 161 013 110 108 0ff
113 110 0ff 013 110 0ff 000 010
0ff 1e7 0e2 0e7 008 000 010 010
000 0e7 0e2 1e7 0e8 010 020 100
1e0 000 008 0e0 008 108 000 018
018 0ff 000 018 018 058 000 000
008 00a 0ff 1e7 0e2 0e3 0e7 010
100 008 000 010 010 000 058 100
1e0 000 008 0e0 008 108 000 018
018 000 0e7 0e2 0e3 1e7 0e8 058
1e0 100 000 008 0e0 008 108 000
010 0ff 060 0ff 000 018 008 018
000 0ff 1e7 0e2 0e3 0e3 0e3 0e3
0e4 0e4 0e4 0e4 0e5 0e5 0e5 0e5
0e7 008 000 010 010 000 010 008
058 100 1e0 000 008 0e0 008 108
000 018 018 000 0e7 0e2 0e3 0e3
0e3 0e3 0e4 0e4 0e4 0e4 0e5 0e5
0e5 0e5 1e7 0e8 100 160 058 1e0
100 000 008 0e0 000 010 008 108
000 018 018 000 018 018 070 104
000 000 000 000 008 010 018 00c
014 01d 000 000 000 008 010 018
00c 015 01d 105 058 000 010 0ff
102 0ff 058 182 103 070 090 000
103 17b 008 163 098 000 16b 068
164 088 000 103 17b 008 110 008
0a8 0b8 000 163 16b 068 164 17b
05b 173 0ff 0a0 000 163 0ff 0b0
000 0ff 088 000 163 0ff 1e7 0e7
000 010 010 000 000 010 010 000
0e7 1e7 0e8 1e7 0e2 0e3 0e3 0e3
0e3 0e4 0e4 0e7 000 010 010 103
103 000 000 000 008 010 00b 013
000 000 008 010 00c 014 000 008
00a 100 000 058 008 11b 008 008
118 080 078 000 100 15a 15b 110
088 000 163 163 0e7 0e2 0e3 0e3
0e3 0e3 0e4 0e4 1e7 0e8 1e7 0e7
1e0 000 008 010 001 021 009 108
110 011 109 0e0 001 021 020 108
018 000 018 018 000 0e7 1e7 0e8
1e7 0e2 0e3 0e3 0e3 0e3 0e4 0e4
0e4 0e4 0e5 0e5 0e5 0e5 0e6 0e7
000 008 00c 103 003 06b 003 07b
004 084 003 073 004 08c 000 000
010 018 015 01d 102 104 105 105
006 0c6 0a8 0b0 110 158 068 078
086 06c 074 0ff 0e0 15a 074 158
088 108 100 0ff 0ff 15c 15d 0ff
0e0 0ff 0ff 0e0 0ff 15d 05d 0ff
0ff 1e0 11a 0e0 010 118 10a 0e1
119 1e1 130 0e1 101 030 100 000
0ff 0e0 0ff 022 008 108 012 110
008 190 110 010 129 121 129 109
100 0ff 163 100 160 000 010 010
000 100 0e7 0e2 0e3 0e3 0e3 0e3
0e4 0e4 0e4 0e4 0e5 0e5 0e5 0e5
0e6 1e7 0e8 0e0 100 108 100 108
108 100 0ff 0ff 0e0 118 1e0 000
100 0ff 103 0ff 100 0ff 0e0 100
100 0ff 100 163 0ff 0ff 1e7 0e2
0e3 0e3 0e3 0e3 0e4 0e4 0e4 0e7
000 010 010 000 000 010 010 000
000 008 00a 058 108 000 008 008
000 010 010 000 018 010 100 008
008 000 010 013 000 010 013 000
010 014 108 102 003 06b 104 008
104 068 108 000 010 010 000 100
0e7 0e2 0e3 0e3 0e3 0e3 0e4 0e4
0e4 1e7 0e8 0ff 15a 0ff 070 078
110 0ff 108 108 010 110 182 010
110 15a 15c 0ff 0ff 10a 064 0ff
000 010 010 000 100 0ff 010 008
008 008 108 1e7 0e2 000 008 008
010 118 000 018 019 000 018 019
000 018 01a 001 031 002 042 008
102 030 108 010 110 0e2 1e7 0e8
020 039 108 008 109 042 021 020
149 02a 01a 0ff 000 008 100 008
000 008 008 000 008 000 009 018
019 001 031 000 018 011 020 138
018 108 010 128 008 030 010 108
008 010 0ff 0e8 000 100 0e8 1e7
0e2 0e3 0e3 0e3 0e3 0e4 0e4 0e4
0e4 0e5 0e5 0e5 0e5 0e6 0e6 0e6
0e7 100 008 100 000 000 010 010
000 018 008 018 001 021 008 020
001 029 008 028 008 000 008 008
008 100 008 008 008 008 001 031
030 000 000 010 010 000 000 018
018 000 001 021 020 000 001 029
028 000 001 031 030 000 000 010

.bram_init 13
000 0ff 00c 000 000 084 080 000
080 0ff 004 000 088 090 084 158
030 084 034 1ff 004 000 05c 004
000 084 100 100 018 080 100 180
180 080 104 090 108 118 0d8 10c
1ff 100 108 080 114 098 108 08c
110 100 1ff 000 05c 004 000 084
100 17f 100 080 080 018 080 010
100 00c 1ff 104 1ff 17f 108 000
000 000 100 008 108 080 1ff 000
080 180 08c 188 010 180 080 000
080 180 08c 188 010 080 180 000
180 080 184 088 080 108 080 080
084 108 004 084 000 17f 000 000
000 008 180 080 000 180 188 010
080 180 000 180 188 010 080 180
000 180 188 00c 080 008 080 100
080 084 108 104 184 000 07f 080
080 1ff 010 004 080 000 000 07f
180 080 180 180 180 014 1ff 100
180 004 008 080 180 000 000 000
003 003 003 003 003 003 02b 003
003 022 022 022 022 022 022 022
022 022 022 023 022 022 022 022
023 003 003 023 022 023 023 023
023 023 023 023 023 023 000 023
023 023 023 023 023 023 023 023
023 023 024 024 024 023 024 024
024 024 023 024 024 024 024 023
024 023 024 023 024 024 024 024
024 023 024 024 024 023 025 000
025 025 025 025 022 025 025 023
025 025 025 02e 025 025 023 02e
025 025 029 003 003 025 025 025
029 003 003 029 025 025 003 003
003 003 003 003 003 003 003 003
023 025 025 025 026 026 026 026
026 02e 000 026 026 026 026 026
026 026 026 026 026 027 027 027
027 027 027 02e 02e 027 027 027
001 003 003 000 000 027 027 003
001 000 02b 001 02e 026 025 027
027 023 027 03a 000 03a 03a 100
03a 03a 100 03a 03a 100 0b6 0b2
0ba 010 000 0b7 096 000 0b8 13a
016 000 117 000 02b 032 032 110
180 010 0b2 032 110 190 0bc 012
000 010 000 032 034 031 032 039
130 0ba 012 03c 000 09e 09e 09e
09e 198 0b3 133 198 09e 09e 09e
09e 085 0b6 1ba 010 014 0b6 1ba
1b1 190 137 010 010 0ba 190 0ba
017 000 02b 032 000 010 0b2 000
031 032 1b9 010 192 100 030 110
137 110 192 100 032 090 137 110
192 100 0b6 1ba 185 0b6 1ba 185
115 000 1b7 030 132 110 0ae 119
1b9 000 131 132 030 132 000 131
132 039 000 131 132 039 000 131
132 039 000 0b6 0b8 0b2 09f 0b2
11f 1b7 01f 131 132 030 118 131
132 030 119 131 132 031 13a 0b3
132 036 1b9 1b7 0b7 130 118 03c
036 031 032 110 098 130 119 03c
036 031 032 110 098 100 0b6 0b8
0b7 032 039 090 13a 017 0b6 0b8
0b7 032 032 132 13a 1b7 13a 000
0b6 032 01e 039 039 09f 039 037
09f 19e 132 12e 131 132 039 080
131 132 039 037 090 03a 000 131
132 039 037 130 080 0b6 0b9 030
11f 036 1b4 12e 0b6 1b8 032 110
131 1b1 13a 000 131 132 032 034
034 030 132 000 131 132 039 131
0b2 0b9 000 0b6 134 01e 039 19f
130 09f 1b7 02e 1b4 080 131 132
03b 0b2 0b2 03b 0b2 000 0ba 133
032 03a 03c 000 131 0b2 0b9 01e
133 100 131 132 036 1ba 000 121
110 03c 0b6 0b0 030 132 110 0b7
02e 0b7 139 010 133 000 0b6 090
0b8 000 03c 036 000 019 000 010
000 180 130 0b1 036 1b9 132 1b7
100 1a6 010 018 018 018 03c 018
1a9 010 010 018 018 018 018 126
12f 090 01a 018 010 018 005 110
010 03c 018 018 018 018 000 000
034 010 1a9 0bb 030 090 0b6 039
000 099 016 185 032 110 000 1b7
0b7 1b7 0b1 0bb 0b9 139 0b1 034
000 1b7 133 137 1b2 0b6 105 132
028 110 190 030 13a 1b7 1b7 032
03c 000 0b6 0ba 000 0b7 036 100
198 010 010 190 190 010 010 02f
198 000 198 010 010 190 194 1af
03e 1af 198 000 198 010 017 1af
190 190 09f 00d 085 198 010 1af
197 02f 02f 197 00d 085 198 010
0b6 0b7 034 03b 096 0b9 090 036
000 031 1b7 134 010 099 019 0b7
096 1b4 005 031 1b7 134 010 01b
018 096 139 000 124 031 03a 110
090 019 190 11a 11a 000 124 021
038 1b2 012 014 000 124 021 033
032 032 0b1 010 03c 1b7 098 085
034 1bc 0b6 0b6 1b7 0b7 010 010
032 038 136 197 000 034 010 010
098 19a 119 100 09e 09e 09e 09e
00d 0a9 1ad 01e 09e 09e 09e 09e
085 099 000 198 02a 036 092 010
0a4 000 0a9 1a7 000 198 0a9 036
092 0b2 0ba 012 0a1 000 198 1a9
036 092 134 030 100 198 1a6 036
080 036 0b6 1b4 000 198 120 198
084 198 0a4 120 198 080 09e 09e
09e 1ad 0b7 0b0 130 1b7 036 09e
09e 09e 085 0b6 090 0ba 034 034
033 032 000 09e 09e 09e 09e 1ad
137 1ad 01e 09e 09e 09e 09e 085
190 1ba 0b2 090 0b7 000 09e 09e
09e 09e 198 1b7 032 036 09e 09e
09e 09e 085 19c 0b6 032 198 000
0b9 095 000 192 000 1b6 132 1ba
1ba 000 0b6 000 134 03a 190 038
032 000 032 0b3 110 03a 039 032
000 131 1b6 032 121 037 090 13a
110 090 039 190 0b1 000 03a 1b1
1b2 1b4 000 03a 021 032 090 1b4
000 0b2 000 0ba 0b2 130 080 0b6
0b9 000 0b9 0bb 030 090 0b7 039
0b7 000 0b6 0b0 000 0b0 0b2 0b9
1b8 080 0b6 134 000 134 030 132
039 1b2 0b6 1b8 000 1b8 0b2 0b9
1b8 080 0b6 0b9 000 0b9 0b2 13c
1b1 180 0b6 032 000 0b9 0b2 13c
032 000 0b6 0b8 1b6 132 0b6 090
13a 000 1b7 000 1b7 139 026 1b9
000 0b1 000 0b1 000 0b9 031 000
1b7 139 029 0b0 029 080 080 100
180 000 000 100 080 100 180 000
000 100 0bf 13f 1bf 03f 0bf 13f
012 014 014 015 015 014 012 012
013 012 015 012 012 016 015 016
012 012 012 012 012 012 012 012
000 124 1b1 0a2 100 01a 1a6 0b5
100 000 008 010 018 020 028 030
038 040 048 050 058 060 068 070
078 009 001 019 011 029 021 039
031 049 041 059 051 069 061 079
071 012 01a 002 00a 032 03a 022
02a 052 05a 042 04a 072 07a 062
06a 01b 013 00b 003 03b 033 02b
023 05b 053 04b 043 07b 073 06b
063 024 02c 034 03c 004 00c 014
01c 064 06c 074 07c 044 04c 054
05c 02d 025 03d 035 00d 005 01d
015 06d 065 07d 075 04d 045 05d
055 036 03e 026 02e 016 01e 006
00e 076 07e 066 06e 056 05e 046
04e 03f 037 02f 027 01f 017 00f
007 07f 077 06f 067 05f 057 04f
047 048 040 058 050 068 060 078
070 008 000 018 010 028 020 038
030 041 049 051 059 061 069 071
079 001 009 011 019 021 029 031
039 05a 052 04a 042 07a 072 06a
062 01a 012 00a 002 03a 032 02a
022 053 05b 043 04b 073 07b 063
06b 013 01b 003 00b 033 03b 023
02b 06c 064 07c 074 04c 044 05c
054 02c 024 03c 034 00c 004 01c
014 065 06d 075 07d 045 04d 055
05d 025 02d 035 03d 005 00d 015
01d 07e 076 06e 066 05e 056 04e
046 03e 036 02e 026 01e 016 00e
006 077 07f 067 06f 057 05f 047
04f 037 03f 027 02f 017 01f 007
00f 028 000 028 000 028 000 028
000 028 000 028 000 028 000 028
000 028 000 028 000 028 000 028
000 028 000 028 000 028 000 028
000 028 000 028 000 000 000 000
198 130 0a8 0e2 17a 1d2 04a 1c4
05c 0f4 16c 126 0be 016 18e 188
010 0b8 120 16a 0f2 05a 1c2 04c
1d4 17c 0e4 0ae 136 19e 006 110
088 020 1b8 1f2 06a 0c2 15a 0d4
14c 1e4 07c 036 1ae 106 09e 098
100 1a8 030 07a 1e2 14a 0d2 15c
0c4 06c 1f4 1be 026 08e 116 020
1b8 110 088 0c2 15a 1f2 06a 1e4
07c 0d4 14c 106 09e 036 1ae 1a8
030 098 100 14a 0d2 07a 1e2 06c
1f4 15c 0c4 08e 116 1be 026 130
0a8 000 198 1d2 04a 0e2 17a 0f4
16c 1c4 05c 016 18e 126 0be 0b8
120 188 010 05a 1c2 16a 0f2 17c
0e4 04c 1d4 19e 006 0ae 136 041
1d9 171 0e9 0a3 13b 193 00b 185
01d 0b5 12d 167 0ff 057 1cf 1c9
051 0f9 161 12b 0b3 01b 183 00d
195 13d 0a5 0ef 177 1df 047 151
0c9 061 1f9 1b3 02b 083 11b 095
10d 1a5 03d 077 1ef 147 0df 0d9
141 1e9 071 03b 1a3 10b 093 11d
085 02d 1b5 1ff 067 0cf 157 061
1f9 151 0c9 083 11b 1b3 02b 1a5
03d 095 10d 147 0df 077 1ef 1e9
071 0d9 141 10b 093 03b 1a3 02d
1b5 11d 085 0cf 157 1ff 067 171
0e9 041 1d9 193 00b 0a3 13b 0b5
12d 185 01d 057 1cf 167 0ff 0f9
161 1c9 051 01b 183 12b 0b3 13d
0a5 00d 195 1df 047 0ef 177 010
010 014 014 010 010 010 010 008
008 008 008 002 002 002 008 020
0a0 080 080 080 080 080 008 021
121 101 101 101 101 101 008 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
003 003 003 003 003 02b 02b 003
13a 080 136 015 02d 02d 01b 01b
01b 01b 01b 01b 01b 01b 01b 01b
01b 01b 01b 01b 01b 01b 01b 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 00c
027 027 000 00c 027 027 000 00a
027 027 000 001 027 027 000 00a
028 028 000 00c 028 028 000 00a
028 028 000 009 028 028 000 009
028 028 000 008 028 028 000 008
028 028 000 007 028 028 000 006
028 028 000 002 028 028 000 00e
028 028 000 001 002 002 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 14
080 002 180 1a2 080 002 000 022
080 002 080 0a2 080 002 100 122
080 002 080 0a2 180 100 1a2 080
180 088 1fc 080 000 022 080 008
002 100 122 080 002 180 1a2 080
002 000 022 080 002 080 0a2 080
002 100 000 122 022 100 080 180
002 080 100 0a2 122 100 080 000
180 002 180 1a2 080 100 002 000
022 080 002 100 122 080 000 080
180 100 002 100 122 080 002 180
1a2 080 002 100 122 080 000 080
180 100 002 100 122 080 002 180
1a2 080 002 100 122 080 080 000
180 100 002 100 122 080 002 180
1a2 080 002 000 022 080 002 120
0a0 1fc 02c 000 0a0 180 120 1fc
080 080 080 0a2 080 002 100 122
080 002 080 100 0a2 122 000 080
080 000 180 1a2 080 002 1ff 000
000 022 080 002 080 0a2 080 002
100 122 080 002 180 1a2 180 080
0a2 100 000 080 100 122 0ff 022
0a2 000 080 080 080 000 000 000
100 050 180 000 100 080 1ff 100
180 122 1a2 100 080 001 000 080
022 0a2 000 080 000 000 100 080
100 122 080 001 000 180 100 180
100 122 080 180 001 180 1a2 080
080 001 000 080 02d 080 004 080
080 000 080 0a2 100 080 180 004
001 100 18c 080 080 180 080 1ff
17f 000 080 180 184 001 080 180
180 000 1ff 080 080 180 080 0a8
18c 180 000 080 0a2 00c 080 008
001 100 122 080 001 1ff 080 000
000 1ff 100 122 180 080 1bc 000
064 180 100 100 080 001 000 180
1bc 100 1ff 180 180 17f 1ff 100
122 180 080 000 080 07f 100 122
080 180 000 080 0a2 180 080 07f
008 080 001 080 0ff 080 1ff 180
180 180 180 180 180 180 008 17f
100 12d 108 100 100 07f 100 080
000 180 008 1fc 1ff 180 1ff 100
07f 180 000 0ff 13c 00c 108 080
084 001 080 0a2 100 080 1ff 001
000 022 180 080 100 18c 008 001
080 0a2 100 080 001 100 122 080
008 080 1ff 001 1ff 000 080 100
180 084 000 1a2 080 180 084 080
008 000 03c 080 000 080 100 0ff
000 022 180 080 0ae 080 080 001
00c 100 080 000 100 180 0ff 100
122 180 100 080 100 084 080 000
080 000 0a2 022 100 080 00c 001
000 080 0a2 080 180 000 080 100
080 001 00c 008 080 001 000 008
180 000 100 080 180 100 084 001
180 1ff 080 100 0ff 1ff 100 180
080 100 000 00c 080 100 080 000
080 100 180 0ff 188 080 104 100
000 100 000 100 122 080 04c 000
001 100 080 000 004 001 080 080
060 100 180 0ff 000 100 1bc 000
080 000 080 080 03c 1ff 080 180
0cc 180 080 000 100 184 000 180
1a2 080 008 001 180 180 0ff 1cc
07f 080 0a2 080 001 1ff 000 022
080 00c 008 001 1ff 000 1ff 008
080 001 180 080 100 104 1ff 080
180 07f 100 080 000 180 008 1fc
1ff 000 080 000 180 1a2 080 001
080 000 000 000 000 000 000 000
000 048 07f 100 00c 000 180 000
100 000 000 0ff 080 000 000 080
180 100 1bc 17f 180 098 000 000
000 100 000 080 100 17f 100 180
084 1a2 100 0ff 001 080 080 080
1ff 080 07f 000 022 100 080 001
080 0ff 1ff 080 100 17f 17f 0bc
080 080 100 00c 108 084 000 000
180 022 080 100 18c 008 001 080
0a2 100 080 1ff 000 100 122 080
008 080 1ff 000 1ff 080 0ff 000
180 080 0ff 080 0a2 080 080 04c
180 100 122 180 080 080 080 1ff
008 080 000 180 1ff 008 080 000
1ff 1ff 080 100 17f 000 08c 088
080 0a2 080 000 080 1ff 100 1ff
008 080 000 080 0ff 080 1ff 008
080 000 180 080 03c 1ff 080 0a2
180 080 080 1ff 008 080 000 1ff
1ff 080 180 1fe 000 0bc 100 108
084 00c 000 100 122 180 080 080
18c 17f 000 080 0a2 100 080 000
100 122 180 008 080 1ff 000 07f
1ff 100 080 100 080 17f 100 1ff
180 100 100 100 180 180 03c 180
080 000 022 100 080 000 1fe 0ff
100 17f 180 080 080 080 000 080
180 1a2 180 080 180 03c 100 122
180 000 008 080 000 080 0ff 080
080 07f 080 000 080 0a2 180 080
000 008 080 000 080 080 04c 0ff
100 122 080 080 080 080 008 080
000 080 000 100 080 0fe 000 10c
108 1ff 008 080 000 1ff 1ff 080
100 084 000 080 088 080 084 000
080 100 080 084 000 080 100 080
100 080 080 100 080 080 080 080
080 080 080 1ff 000 1ff 080 1ff
100 004 03c 1ff 100 1ff 03c 080
0a2 080 180 1ae 180 080 100 004
000 000 080 100 180 004 000 080
000 100 122 080 000 000 080 022
0a2 100 080 000 1fe 080 1ff 000
00c 100 080 07f 100 188 180 08c
080 00c 07f 100 180 000 09c 180
000 1ff 100 180 0ff 18c 080 080
180 1ff 10c 180 000 180 000 17f
17f 0c0 0c0 000 180 000 000 000
180 000 000 000 080 100 1ff 004
000 180 000 07f 110 00c 18c 08c
080 100 07f 080 000 180 004 1ff
07f 180 080 180 080 100 12d 080
100 1ff 100 004 080 180 000 000
000 02d 180 100 000 108 180 180
1ff 07f 000 100 12d 080 100 180
100 1ff 000 000 1ff 07f 080 080
1ff 080 1fd 000 000 000 018 100
014 000 100 1ff 080 194 080 018
100 17f 100 000 110 180 110 010
180 1ff 014 100 014 000 100 07f
1ff 000 1ff 00c 000 100 180 07f
07f 000 008 180 000 084 000 100
1ff 000 080 1ff 098 090 000 000
01c 018 19c 098 080 198 07f 004
000 080 1ff 010 000 080 000 1ff
0ff 100 07f 18c 180 000 000 07f
1ff 108 00c 100 084 000 000 07f
180 1ff 100 100 000 07f 180 080
100 000 02c 000 080 080 180 000
000 100 000 008 080 07f 07f 080
180 000 180 184 080 0ff 1ff 0ff
000 07f 180 080 000 000 000 180
180 004 000 000 1ff 004 080 180
000 000 07f 180 000 080 080 02c
080 030 080 080 000 0ff 000 180
008 000 000 0ff 080 180 07f 004
080 180 000 080 000 000 07f 080
000 000 02d 080 100 008 080 180
180 080 080 100 180 000 000 080
000 000 07f 180 000 080 080 100
12d 02c 080 080 000 080 080 000
0ff 004 080 180 000 080 000 000
000 000 0ff 080 180 180 008 07f
080 000 0ff 1ff 000 01c 080 004
000 180 1ad 080 180 180 080 000
180 000 07f 180 000 100 000 014
024 000 080 0ff 080 084 100 104
07f 080 080 080 100 080 100 000
080 080 080 080 080 080 080 080
000 000 01c 000 080 080 180 0ff
000 07f 000 07f 000 07f 000 000
180 100 1ff 000 084 000 010 00c
004 000 100 000 01c 080 1ff 100
1ff 07f 000 1ff 07f 000 1ff 09c
18c 000 00c 000 000 080 1ff 184
1ff 004 100 1ff 180 000 084 100
000 180 1ad 080 180 180 0ff 000
180 180 000 000 000 000 07f 180
000 080 100 180 000 080 100 180
000 080 100 080 030 081 034 02c
03c 080 000 0fe 0bc 080 000 100
00c 010 004 008 001 010 004 100
00c 008 001 010 048 04c 044 040
030 034 100 0b8 100 180 100 17f
100 17f 180 1ff 004 080 180 000
080 100 180 000 080 100 180 000
080 100 000 000 07f 180 000 080
100 180 000 080 100 180 000 080
100 180 000 080 180 080 080 040
080 060 180 080 000 000 1ff 004
080 180 000 080 100 180 000 080
100 180 000 080 100 180 000 080
180 000 000 080 080 180 100 000
100 180 080 100 080 100 0ff 080
080 080 180 1ad 084 080 000 180
000 100 07f 000 180 180 1ff 180
1ff 180 1ff 100 0ff 080 100 080
000 000 0e4 1ff 080 180 0b4 1ff
180 000 080 000 000 080 180 034
1ff 0b4 180 1ff 080 080 07f 180
1ff 080 080 080 000 181 180 1ff
180 180 080 000 181 180 1ff 080
080 181 1ff 07f 080 080 084 07f
000 1ff 080 100 0ff 000 080 004
000 004 000 180 1ad 080 000 000
180 000 180 194 180 034 000 064
1ff 080 080 080 000 000 080 054
1ff 080 080 080 180 000 080 0ad
080 080 17f 000 008 004 1ff 030
060 1ff 008 080 000 0ff 0ff 0dc
07f 1ff 0ac 1ff 184 080 008 180
000 0ff 1ff 080 000 004 000 080
000 081 000 180 100 080 000 18c
184 100 108 084 038 03c 182 184
1ff 000 180 084 000 0ac 000 000
00c 004 008 1ff 060 080 02c 010
000 07f 080 02c 000 07f 100 000
000 180 000 080 080 100 03c 1ff
100 080 080 07f 101 000 004 1ff
004 1ff 080 080 1ff 000 080 000
081 000 180 100 080 184 1ff 000
084 1ff 180 000 0ac 07f 00c 004
008 1ff 080 080 080 080 180 000
000 1ff 080 080 080 000 0ff 001
1ff 008 080 000 0ff 180 000 000
000 1ff 180 080 100 1ff 080 100
080 04c 07f 101 180 07f 1ff 1ff
180 080 000 080 000 064 080 1a0
064 02c 000 008 080 000 0ff 000
180 0b0 184 000 030 1dc 014 000
1b4 060 05c 0b4 000 082 07f 1ff
000 100 008 080 000 000 100 0ff
180 194 1ff 05c 1ff 1dc 1ff 180
008 004 000 0ff 1ff 082 07f 100
080 000 080 002 000 080 180 008
1ff 008 080 180 000 0ff 1ff 07f
004 080 008 000 0ff 1ff 008 080
180 000 0ff 184 07f 008 000 07f
080 100 080 000 100 0ff 180 008
004 000 0ff 1ff 07f 180 000 080
034 0ff 024 07f 018 080 180 090
030 00c 100 194 110 17f 114 100
1a4 17f 11c 100 00c 080 084 088
088 10c 08c 004 008 180 000 080
000 000 07f 180 000 080 100 180
000 080 100 180 000 080 100 180
000 080 030 058 034 054 02c 004
000 000 004 000 00c 000 180 0b4
000 004 008 080 180 000 080 100
180 000 080 100 180 000 080 100
180 000 000 000 000 000 080 000
080 1ff 050 008 000 000 1fe 000
000 188 000 100 0b4 1ff 07f 188
000 000 010 000 080 000 0b4 1ff
000 05c 004 000 084 100 080 07f
000 1ff 100 080 104 0d8 160 090
108 080 00c 05c 058 000 100 180
080 108 100 180 104 180 03c 1dc
08c 024 038 184 020 008 108 180
100 0c4 09c 084 040 018 084 17f
058 020 000 008 00c 07f 180 100
184 034 104 030 07f 000 180 1ff

.bram_init 15
000 000 080 080 080 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
080 000 003 000 000 000 000 000
000 000 000 000 000 000 000 000
000 010 080 0ae 100 100 180 180
180 000 000 080 100 1ff 080 080
180 183 180 000 080 1ff 003 07f
080 100 180 000 080 100 180 000
080 100 100 180 080 080 000 080
100 180 000 080 100 180 000 080
100 080 100 180 000 000 000 100
121 180 080 100 100 018 180 1a1
000 000 100 17f 01c 17f 118 100
000 000 014 041 000 000 100 121
000 100 090 080 180 000 100 17f
000 114 141 080 1ff 010 100 121
080 080 0a1 100 00c 080 000 000
17f 000 021 080 104 100 100 080
100 000 000 080 17f 000 000 000
000 080 0a1 100 010 1ff 120 180
014 180 000 080 07f 084 108 000
000 021 080 108 000 080 190 000
000 180 010 000 18c 17f 004 000
080 000 194 080 080 180 094 080
0ff 18c 194 080 080 180 094 080
0ff 18c 194 080 080 180 094 080
1a4 1ff 08c 180 180 080 18c 080
1ff 094 08c 180 180 080 18c 080
1ff 0a4 08c 180 180 0ff 18c 180
080 08c 194 080 080 180 094 080
0ff 1a4 094 080 080 080 094 180
08c 1ff 07f 080 080 1ff 080 000
000 07f 180 080 180 004 1ff 080
080 1ff 004 080 180 000 000 07f
080 100 121 080 100 080 0a1 180
080 0ff 1ff 080 000 000 088 0c1
100 100 000 07f 080 101 100 180
1a1 008 080 005 080 000 000 17f
100 100 100 181 10c 000 100 021
080 005 1ff 1ff 19f 100 180 180
080 000 184 180 18c 021 1ff 080
000 180 021 188 180 18c 008 1ff
07f 180 000 080 100 180 000 080
100 180 080 038 180 0ff 1a1 02c
030 0b4 008 080 040 005 000 100
121 080 005 004 1ff 100 121 080
005 110 141 000 090 0c1 000 1ff
1ff 080 080 000 080 090 0c1 100
100 004 180 180 180 180 080 0ff
080 180 080 1a1 090 0c1 080 080
005 180 03c 000 080 008 006 0a4
10c 048 18c 010 004 007 004 1ff
100 121 080 005 180 1a1 080 005
1ff 080 110 141 080 080 090 0c1
100 000 000 080 180 080 0c0 000
090 0c1 100 100 100 121 080 080
005 180 03c 000 008 080 006 09c
10c 028 010 004 18c 007 004 1ff
180 1a1 080 005 100 121 080 005
080 180 000 080 100 180 000 080
100 180 000 000 180 1a1 080 1ff
000 100 080 084 084 104 008 180
100 108 100 1ff 080 1ff 080 080
080 080 180 1ff 1ff 07f 180 080
080 0a1 190 02c 00c 008 080 005
004 1ff 100 121 080 005 080 180
000 000 07f 180 000 080 080 034
02c 008 180 1a1 030 080 005 100
121 080 005 180 1a1 080 100 121
080 180 100 0ff 080 080 080 000
000 000 000 000 1ff 010 180 008
004 1ff 000 07f 180 000 080 100
180 000 080 100 180 000 080 080
180 1a1 02c 030 008 080 005 004
1ff 000 021 080 005 088 0c1 1d5
1d5 100 180 180 180 1aa 1aa 180
180 180 080 080 081 040 000 001
080 080 1d5 1d5 080 1ff 180 080
1d5 1d5 080 080 1aa 1aa 080 1ff
080 1aa 1aa 080 000 021 180 100
080 100 080 0c0 180 100 000 021
080 008 038 1ff 100 121 080 080
180 005 1ff 180 1a1 080 080 000
040 180 100 000 021 080 00c 008
1ff 100 121 080 004 184 000 000
021 180 080 180 008 004 0c0 000
030 000 021 080 180 100 004 000
021 080 008 00c 004 100 121 080
004 000 180 1a1 080 008 004 080
080 180 000 080 100 180 000 080
100 180 000 080 000 000 100 080
108 180 1ff 100 108 100 180 180
080 1ff 100 080 108 180 1ff 100
108 100 180 180 080 1ff 080 080
0b4 0b4 0b4 184 080 0bf 000 008
004 1ff 100 1ff 080 080 0b4 034
0b4 184 080 080 0bf 000 008 004
1ff 080 1ff 180 1a1 080 004 080
1ff 180 1ff 07f 180 000 080 100
080 180 030 034 038 000 080 180
17f 180 080 0a1 100 080 004 080
180 000 080 100 000 000 180 180
000 100 080 12c 180 080 1ff 108
084 004 080 000 021 084 100 180
080 008 18c 004 080 080 080 080
0a1 000 1ff 07f 008 080 004 1ff
080 000 021 084 100 180 080 100
18c 004 080 080 080 1ff 07f 180
000 080 100 180 080 000 100 121
080 004 080 180 000 080 100 180
000 000 030 034 080 100 180 004
03c 080 100 121 080 07f 080 100
180 080 080 100 180 004 038 080
100 121 080 07f 080 080 080 100
180 004 02c 080 100 121 080 07f
080 080 080 180 100 004 02c 080
080 000 100 121 1ff 00c 008 004
1ff 07f 180 000 080 100 180 080
034 100 100 100 121 080 000 080
180 100 004 02c 080 180 1a1 080
000 080 100 180 004 030 080 100
121 080 07f 080 180 100 004 034
080 180 1a1 100 180 080 100 000
100 121 1ff 180 080 080 010 008
004 004 080 100 180 000 0ff 000
180 1a1 080 004 080 180 000 080
100 180 000 000 100 121 1ff 07f
180 000 080 100 180 000 080 030
080 080 100 121 080 004 080 180
000 080 100 180 000 000 000 02c
080 100 180 004 03c 080 100 121
080 07f 080 100 180 004 040 080
100 121 080 07f 080 080 100 080
080 100 180 004 0b4 080 100 121
080 07f 080 080 080 180 100 004
0b8 080 080 000 100 121 1ff 010
00c 008 004 1fe 1ff 07f 180 000
080 080 000 100 121 080 004 080
180 000 080 000 000 02c 030 080
100 180 004 034 080 100 121 080
07f 080 080 080 100 180 004 008
080 080 000 100 121 1ff 17f 004
1fe 1ff 07f 180 000 080 100 080
030 080 080 100 121 080 004 080
180 000 080 100 000 000 02c 080
100 180 004 038 080 100 121 080
07f 080 100 180 004 034 080 100
121 080 07f 080 180 080 080 180
100 004 00c 080 080 000 100 121
1ff 100 000 004 010 17f 000 100
000 1ff 07f 180 000 080 100 180
000 080 03c 080 080 100 121 080
003 080 180 000 080 100 180 000
000 000 034 080 100 180 003 02c
080 100 121 080 07f 080 100 180
003 038 080 100 121 080 07f 080
000 000 080 080 100 180 003 040
080 100 121 080 07f 000 080 180
100 003 030 008 080 180 000 080
07f 180 000 080 100 100 080 1ff
100 100 1ff 100 100 1ff 100 121
1ff 07f 180 080 000 100 121 080
003 080 180 000 000 010 080 180
100 003 02c 080 080 000 180 1a1
080 1ff 180 1a1 080 008 003 084
0c1 180 1ff 07f 180 000 080 02c
100 100 100 121 080 000 080 180
100 003 030 080 080 000 180 1a1
080 003 080 180 000 000 000 080
100 180 003 008 080 080 000 100
121 1ff 004 1fd 180 1a1 008 080
003 1ff 07f 180 000 080 100 180
000 080 100 180 000 080 100 180
080 000 100 121 080 000 02c 030
080 180 100 003 038 080 080 000
180 1a1 080 003 080 180 000 080
100 180 000 080 100 180 000 080
100 180 000 000 080 080 080 100
180 003 02c 080 100 121 080 07f
180 1a1 100 180 1a1 080 03c 000
003 080 100 180 0a1 121 1a1 100
180 000 080 100 180 0a1 121 1a1
080 100 180 080 000 100 121 1ff
180 1ff 034 180 080 008 004 003
000 004 100 000 004 003 07f 030
000 004 003 000 004 100 0ff 080
080 004 003 000 07f 030 000 0bc
0ac 0b8 1ff 004 003 000 1ff 004
003 1ff 004 003 000 1ff 07f 080
100 122 080 003 100 122 080 003
080 000 000 07f 180 000 080 100
180 000 080 080 100 122 080 000
100 003 080 100 0a2 122 080 180
080 100 0a2 122 000 080 080 0a2
180 100 000 080 180 000 180 100
000 00c 004 003 100 180 0ff 000
004 003 000 17f 080 180 000 080
100 180 000 080 000 000 07f 080
100 08c 0c1 00c 00e 041 080 080
100 0ff 07f 080 000 022 100 000
008 180 1a2 080 003 080 000 000
07f 180 000 080 100 180 000 080
100 180 000 080 100 180 000 080
080 0a2 100 000 090 0c1 190 1c1
010 041 110 141 090 0c1 100 180
122 1a2 080 100 180 180 180 000
06b 000 080 100 080 000 000 000
000 180 180 1fd 080 180 180 07f
080 07f 080 1fc 1ff 180 180 1fc
080 1ff 1fc 080 1ff 000 000 1ff
1fc 180 188 180 080 080 1ff 100
080 000 080 100 1ff 098 080 000
1fc 080 1ff 000 100 080 008 100
0ff 108 100 084 0ff 000 1ff 100
080 1fc 000 080 0ff 100 122 080
002 080 080 180 000 080 100 180
000 080 100 180 000 080 100 180
000 000 000 080 100 100 100 100
000 080 1fc 1ff 080 1ff 100 002
080 1fc 000 1ff 080 1fc 180 100
080 1fd 080 000 1fc 1ff 07f 180
000 080 100 180 000 080 100 080
100 122 080 002 100 122 080 002
080 0a2 180 080 000 090 0c1 000
110 141 000 1af 180 1ff 100 100
100 100 122 100 100 122 180 100
122 000 080 180 090 0c1 080 030
100 080 000 100 122 080 002 080
080 180 000 080 100 180 000 080
100 000 000 1fc 180 1ff 080 100
080 1fc 100 180 188 000 188 100
080 180 080 1ff 1ff 180 100 1ff
100 122 080 002 080 1ff 008 004
104 080 000 07f 180 094 0c1 100
180 000 180 1a2 000 180 1a2 180
180 1a2 080 114 141 014 041 00c
100 080 000 100 000 180 000 000
080 080 080 080 080 180 080 080
094 180 100 1ff 094 0c1 100 100
080 0a2 100 080 0a2 180 080 1a2
000 114 141 194 1c1 180 080 0ff
080 07f 080 084 080 080 080 080
080 080 1ff 000 000 0ff 000 07f
180 000 080 100 180 000 080 100
180 000 080 100 180 000 080 180
080 080 080 080 080 100 122 080
180 1a2 000 080 000 022 000 080
080 0a2 000 080 000 094 0c1 100
100 100 100 004 080 080 100 122
080 002 100 122 080 002 180 1a2
080 002 000 022 080 002 080 0a2
080 002 100 122 080 002 100 122

.bram_init 16
033 1ff 000 011 004 000 004 000
001 188 000 062 000 000 000 000
000 000 000 17e 000 030 000 000
02d 000 021 020 000 000 021 01f
009 000 000 000 000 000 000 000
1ab 040 000 001 000 000 000 000
000 000 1a1 012 000 000 00f 000
01f 18e 001 020 000 000 005 000
000 000 191 000 1df 1ff 000 010
002 000 010 000 000 008 100 002
000 008 000 000 000 0f0 004 002
000 004 000 000 000 00c 002 002
000 002 000 000 001 000 001 001
000 000 000 000 000 1ff 010 002
000 000 008 0ff 002 000 000 000
00f 004 002 000 000 000 003 002
002 000 000 000 001 000 001 001
002 000 000 000 000 000 1fc 004
000 0e1 000 000 004 004 000 1ec
008 004 013 003 003 000 0d4 000
004 000 000 004 008 014 000 000
15c 160 054 154 158 0d4 0bc 154
158 14c 154 160 16c 178 18c 198
1a8 1b0 1c0 010 1c4 1d4 1e4 1ec
014 15c 160 048 1a8 058 088 010
094 0a0 0b8 0d0 0e8 0f4 0f0 100
108 128 13c 14c 15c 16c 18c 19c
1bc 1ac 018 038 060 128 090 0a0
0bc 0d4 128 090 0f0 110 130 1ac
14c 128 178 1ac 090 188 178 198
1b0 128 1c8 1dc 1e8 128 004 0f0
018 028 034 03c 1e0 044 040 010
048 064 0e0 07c 104 0dc 010 040
0dc 110 024 158 154 11c 144 15c
014 158 154 004 188 194 158 154
0d4 160 15c 054 158 154 15c 160
010 1a0 1c8 1f0 014 038 064 08c
0b0 17c 000 0d8 0f4 120 154 170
1a4 1ac 1c8 1d4 1f8 014 024 034
044 058 08c 07c 07c 0ac 0e0 0f8
184 050 04c 100 104 12c 140 00c
188 0f0 024 18c 040 0f0 10c 144
14c 100 154 142 000 12e 14b 000
12e 14d 000 12e 147 000 173 164
020 028 000 064 020 000 175 069
020 000 02e 000 172 120 165 000
000 052 020 165 000 030 02d 178
000 00d 000 163 16e 06f 164 06f
16d 020 130 00a 000 13d 13d 13d
120 16d 074 021 06d 13d 13d 13d
13d 000 174 020 025 000 174 05f
165 065 172 025 065 069 06d 065
00a 000 172 13a 000 052 03a 000
075 172 073 025 16c 000 164 065
172 025 16c 000 061 065 172 025
16c 000 174 020 000 174 020 000
073 000 174 164 173 05b 120 05d
033 000 16f 163 164 173 000 16f
163 031 000 16f 163 032 000 16f
163 033 000 15f 020 064 020 064
020 175 000 16f 163 164 100 16f
163 164 000 16f 163 16f 000 066
16e 165 079 16e 074 164 13a 025
078 16f 16e 030 038 164 03a 025
078 16f 16e 030 038 000 15f 020
069 164 161 063 065 000 15f 020
069 164 069 172 020 074 02e 000
15f 165 061 03e 169 020 065 16e
05d 072 06f 100 16f 163 169 000
16f 163 065 16e 076 165 000 16f
163 061 16d 16c 000 15f 174 164
020 161 17a 100 15f 079 073 03c
13e 16f 05d 000 16f 163 065 16e
16f 164 173 000 16f 163 16f 165
064 173 000 15f 174 061 065 020
16c 020 175 120 17a 000 16f 163
061 100 073 061 13e 000 074 173
164 06f 025 000 120 064 173 06c
174 000 16f 163 065 068 000 133
025 000 15f 164 164 173 05b 067
100 063 065 06c 174 000 16f 064
03a 000 025 078 000 078 000 000
000 000 169 06c 165 079 167 073
000 120 020 078 030 030 038 020
041 020 030 130 030 078 030 141
152 020 030 030 030 030 043 020
020 038 030 020 130 020 000 000
174 042 12c 061 162 063 161 13a
000 034 120 000 16e 025 000 120
079 16e 175 065 072 12c 06f 16e
000 174 120 16d 172 02e 000 173
120 045 074 162 020 174 16d 174
12e 000 165 00a 000 063 065 000
16d 020 020 020 05f 020 05f 15f
06d 000 16d 020 02f 020 120 15f
020 12f 06d 000 16d 020 120 12f
05f 02d 020 15b 000 16d 020 15f
15f 15f 15f 17c 15b 000 16d 042
064 175 061 161 020 169 11b 10a
000 129 170 167 032 02d 033 06a
144 174 000 129 170 167 032 12d
135 14c 10a 000 14f 075 020 04d
033 030 030 139 10a 000 14f 152
061 164 130 10a 000 14f 152 061
164 178 174 025 02c 174 038 000
065 173 120 06c 16e 075 062 065
163 072 065 00a 000 174 067 073
13a 065 066 000 13d 13d 13d 13d
15b 16f 130 13d 13d 13d 13d 13d
000 132 000 16d 11b 13a 173 025
07a 000 148 045 000 16d 11b 13a
173 02d 020 164 00a 000 16d 01b
13a 164 174 174 000 16d 11b 13a
000 075 06c 142 000 16d 14d 06d
100 16d 14e 14d 06d 000 13d 13d
13d 131 069 16c 174 01b 120 13d
13d 13d 000 16f 069 069 17a 16f
061 164 000 13d 13d 13d 13d 131
16f 130 13d 13d 13d 13d 13d 000
062 020 069 066 064 000 13d 13d
13d 120 16d 073 11b 120 13d 13d
13d 13d 000 132 16c 178 06d 000
100 073 000 173 000 16d 020 020
16e 000 070 000 16e 068 068 000
16e 000 16e 069 06f 068 179 16d
000 100 170 120 133 166 070 020
074 061 065 073 165 000 173 170
063 065 000 173 150 061 063 065
000 073 000 020 073 16c 000 15f
174 000 174 061 162 06d 172 065
16e 000 15f 164 000 164 064 173
061 000 15f 174 000 174 164 173
170 100 15f 079 000 079 064 173
061 000 15f 174 000 174 16d 120
165 000 15f 165 000 174 16d 120
165 000 15f 000 170 120 16f 063
065 000 174 000 174 06f 165 079
000 06f 000 06f 000 069 06f 000
174 06f 165 16c 146 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
10c 1e4 104 00c 108 1ac 158 19c
038 158 0a0 158 158 024 138 024
158 158 158 158 158 158 158 0dc
0f0 148 159 036 000 144 16d 172
000 000 021 042 063 084 0a5 0c6
0e7 108 129 14a 16b 18c 1ad 1ce
1ef 031 010 073 052 0b5 094 0f7
0d6 139 118 17b 15a 1bd 19c 1ff
1de 062 043 020 001 0e6 0c7 0a4
085 16a 14b 128 109 1ee 1cf 1ac
18d 053 072 011 030 0d7 0f6 095
0b4 15b 17a 119 138 1df 1fe 19d
1bc 0c4 0e5 086 0a7 040 061 002
023 1cc 1ed 18e 1af 148 169 10a
12b 0f5 0d4 0b7 096 071 050 033
012 1fd 1dc 1bf 19e 179 158 13b
11a 0a6 087 0e4 0c5 022 003 060
041 1ae 18f 1ec 1cd 12a 10b 168
149 097 0b6 0d5 0f4 013 032 051
070 19f 1be 1dd 1fc 11b 13a 159
178 188 1a9 1ca 1eb 10c 12d 14e
16f 080 0a1 0c2 0e3 004 025 046
067 1b9 198 1fb 1da 13d 11c 17f
15e 0b1 090 0f3 0d2 035 014 077
056 1ea 1cb 1a8 189 16e 14f 12c
10d 0e2 0c3 0a0 081 066 047 024
005 1db 1fa 199 1b8 15f 17e 11d
13c 0d3 0f2 091 0b0 057 076 015
034 14c 16d 10e 12f 1c8 1e9 18a
1ab 044 065 006 027 0c0 0e1 082
0a3 17d 15c 13f 11e 1f9 1d8 1bb
19a 075 054 037 016 0f1 0d0 0b3
092 12e 10f 16c 14d 1aa 18b 1e8
1c9 026 007 064 045 0a2 083 0e0
0c1 11f 13e 15d 17c 19b 1ba 1d9
1f8 017 036 055 074 093 0b2 0d1
0f0 158 000 15c 000 160 000 164
000 168 000 16c 000 170 000 174
000 178 000 17c 000 180 000 184
000 188 000 18c 000 190 000 194
000 198 000 19c 000 0f0 0f0 000
096 12c 1ba 019 08f 135 1a3 032
0a4 11e 188 02b 0bd 107 191 064
0f2 148 1de 07d 0eb 151 1c7 056
0c0 17a 1ec 04f 0d9 163 1f5 0c8
05e 1e4 172 0d1 047 1fd 16b 0fa
06c 1d6 140 0e3 075 1cf 159 0ac
03a 180 116 0b5 023 199 10f 09e
008 1b2 124 087 011 1ab 13d 190
106 0bc 02a 189 11f 0a5 033 1a2
134 08e 018 1bb 12d 097 001 1f4
162 0d8 04e 1ed 17b 0c1 057 1c6
150 0ea 07c 1df 149 0f3 065 158
1ce 074 0e2 141 1d7 06d 0fb 16a
1fc 046 0d0 173 1e5 05f 0c9 13c
1aa 010 086 125 1b3 009 09f 10e
198 022 0b4 117 181 03b 0ad 120
1b6 00c 09a 139 1af 015 083 112
184 03e 0a8 10b 19d 027 0b1 144
1d2 068 0fe 15d 1cb 071 0e7 176
1e0 05a 0cc 16f 1f9 043 0d5 1e8
17e 0c4 052 1f1 167 0dd 04b 1da
14c 0f6 060 1c3 155 0ef 079 18c
11a 0a0 036 195 103 0b9 02f 1be
128 092 004 1a7 131 08b 01d 0b0
026 19c 10a 0a9 03f 185 113 082
014 1ae 138 09b 00d 1b7 121 0d4
042 1f8 16e 0cd 05b 1e1 177 0e6
070 1ca 15c 0ff 069 1d3 145 078
0ee 154 1c2 061 0f7 14d 1db 04a
0dc 166 1f0 053 0c5 17f 1e9 01c
08a 130 1a6 005 093 129 1bf 02e
0b8 102 194 037 0a1 11b 18d 020
020 028 020 020 020 020 020 010
010 010 010 004 004 010 010 141
141 101 101 101 101 101 010 042
042 002 002 002 002 002 010 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
164 168 164 168 168 0b8 0b8 164
16c 000 06f 000 1e8 1e0 1b4 1d0
1d0 1c4 1d0 1d0 1d0 1a0 1d0 1d0
1d0 1b0 1d0 1bc 1d0 1d0 19c 000
000 010 020 030 040 050 060 070
080 090 0a0 0b0 0c0 0d0 0e0 04c
168 170 000 138 180 188 000 12c
1a4 1a8 000 0d8 1d8 1ec 000 0a4
004 00c 000 018 01c 028 002 1e8
048 054 002 148 068 074 002 048
088 094 002 194 0a8 0b4 002 05c
0c8 0d4 002 124 0e8 0f0 002 1f8
108 110 001 0f8 124 12c 001 018
134 140 001 100 084 0bc 000 1f4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
000 0b5 000 098 000 0b1 000 09c
000 0ad 000 080 000 0a9 000 0a0
000 0a5 000 0a4 000 000 0a8 000
000 000 09f 0f8 000 0ac 000 000
096 000 080 000 092 000 0b8 000
08e 000 080 000 08a 000 0bc 000
086 000 000 0c0 0c4 000 000 019
07e 000 000 0c8 0cc 000 000 004
020 075 000 0d0 000 020 070 000
0d4 000 06c 000 0d8 000 000 000
020 000 064 000 080 000 060 000
0dc 000 05c 000 0d8 000 000 000
008 000 054 000 080 000 050 000
0e0 000 04c 000 0d8 000 000 000
010 000 044 000 080 000 040 000
080 000 03c 000 0e4 000 038 000
000 1da 000 000 000 000 000 0e9
001 005 000 0e8 000 029 000 080
000 025 000 000 0ec 0f0 000 000
086 00f 000 0f4 000 019 068 005
000 0f8 000 013 000 080 000 00f
000 0fc 000 00b 000 108 000 000
100 000 000 000 000 104 1ff 10c
110 000 000 000 000 000 000 000
000 000 00a 000 001 040 1fd 000
000 114 118 000 000 1e9 000 000
11c 120 000 000 048 04c 001 00a
000 124 000 18f 0ff 01b 0ff 022
000 124 000 002 186 000 124 050
000 181 000 051 0bd 0ff 000 000
004 031 000 124 000 07e 005 000
172 050 000 0ff 000 001 024 1f8
1ff 0ff 00a 00d 000 05a 0ff 018
047 04d 1ff 017 04a 002 000 1a0
000 000 000 000 0b0 000 000 000
19e 000 0b4 000 19a 104 000 004
000 177 000 128 000 050 000 000
000 000 012 000 050 095 005 003
000 004 1cf 001 008 1f6 1ca 000
124 000 048 195 04c 19b 000 124
000 000 199 000 124 000 048 191
000 008 13f 048 1ff 048 1f8 089
199 014 07f 014 085 16d 000 181
000 0bd 000 000 097 17b 040 078
04c 048 000 1d0 174 0ff 1f0 048
170 04c 078 1ff 000 000 000 048
000 0ab 000 124 000 008 1ff 112
000 144 048 000 078 000 000 137
000 124 000 020 105 000 124 000
000 008 1ff 0fe 1fc 118 04c 078
000 000 000 12c 048 000 000 000
000 000 000 000 000 001 040 1fd
000 130 000 000 07c 021 078 093
000 000 000 1fc 001 040 1fc 000
134 000 000 048 078 000 000 080
000 000 114 140 000 000 000 0f7
077 000 124 000 000 06e 000 004
078 071 000 000 078 074 00a 000
000 009 000 006 040 004 000 07c
004 1ca 001 040 1f4 1fb 001 040
1ca 000 1cc 000 000 000 000 002
001 001 040 1fb 000 001 000 000
016 000 014 000 080 000 000 000
0be 000 000 006 000 03d 004 002
000 001 040 1f7 00a 001 000 000
000 024 001 000 000 1a6 001 050
000 000 000 009 001 000 010 000
138 000 000 09b 001 040 1f4 000
1e5 000 080 000 092 1e0 000 13c
000 000 000 08b 1f0 000 1de 000
008 058 001 04c 048 000 1f9 000
001 09f 040 078 04c 048 000 0f4
1f7 078 078 15a 000 080 000 06f
078 058 05c 060 064 068 06c 070
074 000 1df 000 000 129 000 130
001 000 020 1df 000 123 129 001
002 0b8 000 1a0 000 000 11e 11f
000 001 118 048 04c 06b 0b4 000
000 124 000 1c4 015 048 001 048
060 048 05e 000 124 000 008 00a
048 1ff 1f5 048 04c 053 1ff 000
00f 078 001 000 000 000 18e 000
048 144 000 078 000 000 020 000
124 000 020 1ff 1ed 000 124 000
000 008 1ff 1e6 1fc 04c 1ff 00f
048 04c 02e 000 124 000 04c 000
008 000 124 000 048 008 04c 021
000 020 1cf 001 1f2 000 008 1ca
1ff 1f3 048 04c 014 078 000 000
000 144 000 1eb 04c 1aa 001 009
000 008 1b7 048 1ff 048 064 000
020 1b0 001 04c 000 1fa 000 124
000 048 002 1d3 000 008 1a3 1ff
1f9 048 04c 1ed 078 000 001 000
000 000 12a 000 144 048 000 078
000 1ff 1bc 000 124 000 020 18a
000 124 000 000 008 1ff 183 1fc
19d 010 000 014 00d 1ff 000 1ff
003 000 000 000 000 006 000 017
000 000 124 000 007 16c 1ba 1fa
000 1f8 000 001 000 002 000 000
000 134 000 003 006 000 000 124
000 007 000 008 155 048 1ff 048
048 1f9 04c 013 000 124 000 000
005 000 020 146 001 04c 000 1fa
000 124 000 048 00e 04c 000 078
0e3 078 0e8 048 04c 183 078 000
000 16f 000 008 12d 1ff 1ed 04c
078 000 000 078 000 021 000 012
000 078 006 000 0c7 000 009 001
00c 000 000 000 002 000 000 001
000 000 000 0c7 000 1f5 001 0d4
001 000 000 0d9 001 0df 000 000
130 000 000 07c 00d 000 004 000
032 014 000 058 000 000 000 000
005 000 148 000 11a 000 000 114
118 000 000 113 130 004 1e4 000
000 000 000 033 006 000 000 000
000 000 032 000 000 005 000 000
005 02a 001 040 1f8 000 000 001
001 1ee 000 003 008 000 000 0ff
0fe 080 080 011 000 000 005 008
000 000 013 000 001 001 1fa 000
000 000 000 1f1 000 000 000 000
004 004 1f7 000 000 000 000 1f1
1f8 008 004 01f 00c 000 1c8 000
016 1ff 000 000 004 008 008 000
000 1cc 000 002 001 000 000 000
1f3 1ff 008 000 1c8 000 016 001
000 1ea 000 000 1e7 1fc 004 006
1d8 001 1a2 000 002 000 000 000
000 001 000 1f9 015 000 013 000
000 1ff 002 000 000 000 000 000
000 1f8 000 000 000 001 000 1fb
1f3 000 1fd 000 000 001 001 1ff
1fc 000 000 000 003 000 000 001
1fb 010 000 1ff 000 000 000 000
000 000 000 000 001 000 1f6 000
000 000 1fe 000 007 000 001 1ff
1ff 001 1fa 000 002 000 001 1ff
1fc 000 000 003 000 000 000 1fd
001 1fa 002 001 01b 1f8 008 004
000 000 000 006 0ff 004 008 008
000 008 000 000 0ff 1f8 1ff 002
004 002 008 000 002 1ff 1ef 1ff
000 1f8 008 004 002 002 006 004
0ff 000 000 002 1ff 000 004 008
008 000 1f0 010 00c 008 004 000
002 000 000 002 008 1ff 009 004
000 000 002 1ff 000 001 1f9 000
004 010 00c 008 010 000 1dc 004
014 000 1d4 008 00c 000 000 010
00c 000 018 01c 020 024 0de 004
024 000 1f0 010 00c 008 004 000
1d8 000 000 000 000 002 002 00c
1ff 000 004 010 00c 008 010 000
000 002 1ff 000 001 004 000 1f9
00a 000 1ee 1ee 001 000 024 000
00a 000 1dc 000 016 000 000 066
000 000 1f8 008 004 004 0ff 000
000 000 001 1f7 0ff 000 020 000
1f8 02b 02d 02d 000 004 001 000
002 030 02a 000 078 020 023 0ef
005 001 000 010 002 000 039 1ff
005 1ff 020 1da 0ff 1d0 0ff 025
010 000 1ff 014 000 005 000 000
000 002 002 000 000 001 1ea 000
1d7 1e4 008 1e2 1e1 00a 1df 000
000 010 000 010 005 010 1ff 000
1e5 000 001 1e2 001 002 000 002
007 000 1dc 000 022 000 1ff 002
000 008 004 008 000 000 1cc 034
030 02c 028 024 020 01c 018 014
010 00c 008 004 000 000 000 000
000 027 004 1ff 000 007 01f 009
000 000 000 000 11b 000 000 0ff
000 000 10c 000 000 000 000 000
000 000 003 000 0ff 001 030 1ff
004 1e7 002 1e5 000 004 034 030
02c 028 024 020 01c 018 014 010
00c 008 034 000 19c 044 040 03c
038 034 030 02c 028 024 020 01c
018 014 010 00c 008 004 004 000
002 000 000 002 050 181 1ff 000
004 044 040 03c 038 034 030 02c
028 024 020 01c 018 014 010 00c
008 064 000 000 000 000 01f 06a
009 02a 02e 07f 010 016 1e0 0ff
014 002 000 1f8 000 000 000 001
000 001 1f3 03d 002 004 1fa 008
1f8 010 1f6 01e 1d0 0ff 00a 040
004 00a 000 1ed 00a 020 000 1e9
00c 040 000 004 03b 004 020 000
1e0 000 028 1dd 005 040 1b1 040
1d8 06c 006 080 002 000 080 1d1
068 006 100 002 000 100 1ca 04c
003 080 1c6 1fe 07a 074 000 1c1
003 1bf 000 020 19b 0ff 002 000
061 000 00f 000 1f0 000 008 007
008 029 000 000 028 000 0c4 000
1a8 063 007 000 001 004 050 000
1f0 073 021 000 004 004 000 1f4
000 040 1ff 002 000 000 00b 000
000 1df 000 020 000 161 1ff 000
1fa 1d9 000 1fc 000 000 000 001
000 155 1d1 064 069 000 03c 080
030 000 029 004 000 008 009 000
000 000 000 000 000 000 000 000
1ef 006 006 000 000 000 007 00a
000 000 000 0d3 000 040 000 000
006 1fe 004 000 002 1ee 010 06e
050 001 04f 000 004 01f 000 1d7
100 000 004 1fa 000 003 000 1f6
000 1f4 075 017 1ef 00a 080 02f
000 029 004 000 008 000 1f9 007
000 1e9 006 000 000 1d0 000 000
000 1ca 06f 014 070 005 010 010
078 1e5 078 006 058 010 1e0 010
1de 000 025 000 0ea 002 071 008
000 1d5 000 004 000 1d8 000 100
004 000 1fa 000 0ff 1f7 1ff 1f5
002 008 008 001 029 000 004 000
000 000 02b 000 030 000 0c8 020
001 000 000 02e 000 000 000 030
000 000 000 000 037 006 1e3 192
04c 048 000 020 000 04c 048 0af
001 000 1f6 000 1de 000 1fb 002
000 000 000 0a3 1dd 006 1db 002
020 002 02b 000 002 02d 001 000
1f2 000 030 001 000 091 1cc 1ff
000 000 000 000 08a 1c9 000 020
001 000 084 000 1fa 000 000 080
025 001 004 001 002 08e 001 000
000 000 074 1f2 1f4 00c 008 004
000 1ff 000 1ff 000 010 010 000
000 000 010 000 000 1ff 000 010
000 1ff 000 010 000 010 000 000
000 000 000 000 000 00c 008 004
00c 000 1c4 03c 038 034 030 02c
028 024 020 01c 018 014 010 00c
008 004 000 000 000 000 000 000
022 01b 000 004 000 000 004 000
000 000 000 004 03c 038 034 030
02c 028 024 020 01c 018 014 010
00c 008 03c 000 003 000 004 000
000 1e8 000 000 054 002 05f 007
004 000 004 000 000 1db 1ff 000
008 004 000 000 004 0b0 000 1d1
085 000 000 082 000 01e 004 1e0
000 1dd 001 020 000 000 000 000
000 000 000 000 000 000 01f 001
001 000 01f 01f 000 001 000 000
000 000 000 000 000 000 000 01f
001 000 000 000 000 000 000 1ff
000 000 001 000 000 1e1 001 001
000 000 000 000 195 000 004 192

.bram_init 18
000 000 000 000 000 03b 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 026 134 034 000 000 000 000
000 000 000 000 000 000 000 000
100 000 000 07c 100 000 100 100
006 000 000 004 004 1fb 100 100
100 1e8 004 000 004 1fd 161 1c8
004 008 00c 010 014 018 01c 020
024 028 030 034 038 02c 000 004
008 00c 010 014 018 01c 020 024
028 02c 030 034 038 000 000 000
0a0 000 000 001 07f 000 000 0a4
000 015 000 1ff 000 1fe 000 000
000 005 004 000 000 00c 000 0a8
000 000 000 000 000 003 000 1ed
000 000 000 000 1f8 000 000 0ac
000 000 0b0 000 000 000 00c 000
1ff 000 0b4 000 000 001 07f 000
000 004 000 000 1f5 000 000 000
000 000 0b8 000 000 1ff 000 007
000 017 003 003 1f8 000 000 00f
000 0b8 000 000 000 001 000 0ff
002 008 000 000 000 1f7 000 000
000 008 000 0ff 002 008 000 000
1f9 000 000 0ff 002 008 000 000
1fa 000 000 0ff 002 008 000 000
000 1fb 000 0ff 002 008 000 000
1fc 000 000 0ff 002 008 000 000
1fd 000 000 0ff 002 1fe 000 000
008 000 000 0ff 002 008 000 000
1ff 000 000 0ff 002 008 000 000
000 1a7 1fc 004 00d 15a 004 004
000 1f8 008 004 0ff 000 151 00a
002 1f1 000 004 008 008 000 1fc
004 000 0bc 000 000 000 0c0 000
000 1ff 163 004 004 000 000 000
001 000 000 1fc 004 1ff 009 000
0c4 000 000 16b 004 004 000 1ff
00f 00a 066 1ff 000 000 00a 0c8
000 15d 1f2 1ff 1ff 014 009 00a
00a 000 000 066 000 0cc 1f2 01e
000 00a 0d0 000 066 000 000 1e9
1d8 028 024 020 01c 018 014 010
00c 008 004 000 000 1f0 0d4 000
000 000 000 000 000 131 07e 000
0d8 000 12c 000 1b7 000 0e0 000
126 008 000 000 004 000 000 1ff
1fc 001 000 02d 004 010 000 000
004 000 000 004 008 00c 010 1fb
001 000 000 0e4 010 000 000 000
106 000 040 17d 000 000 196 000
000 000 000 000 000 0d1 000 184
000 0e8 000 0f3 000 0ec 000 0ef
0ee 001 008 000 000 004 010 000
000 045 002 000 000 003 020 031
00c 000 001 000 000 0f0 004 000
0d6 000 040 17d 000 000 166 000
000 000 000 000 000 0a1 000 154
000 0e8 000 0c3 000 0ec 000 0bf
004 028 024 020 01c 018 014 010
00c 008 028 000 000 0dc 000 183
00c 001 001 000 000 000 000 001
002 000 000 1c4 001 1f9 000 004
008 00c 010 1fb 1bc 1f8 008 004
000 0f4 000 000 000 000 000 08f
000 11a 000 0f8 000 089 004 008
008 000 1f0 010 00c 008 004 000
000 000 000 0fc 000 000 078 000
100 000 074 000 104 000 000 108
000 000 000 1ff 000 000 000 000
000 000 000 000 062 000 000 000
000 01d 000 1d0 030 02c 028 024
020 01c 018 014 010 00c 008 004
000 10c 000 000 000 000 048 000
0d3 000 110 000 042 008 000 0aa
0aa 000 000 000 004 155 155 000
000 004 000 05f 000 000 002 000
002 000 0aa 0aa 06a 029 000 000
0aa 0aa 069 000 155 155 06c 01f
000 155 155 06c 000 118 000 002
001 000 003 020 002 069 000 118
000 000 000 172 000 11c 000 001
000 005 004 000 120 000 000 003
020 002 062 000 120 000 000 000
15d 000 11c 000 1f2 000 065 000
124 001 000 002 000 1e9 000 002
000 000 128 000 002 000 1e0 000
12c 000 000 000 1da 000 130 000
1d6 006 000 114 000 000 1d0 000
004 030 02c 028 024 020 01c 018
014 010 00c 008 030 000 002 001
000 000 192 002 000 000 002 001
001 191 002 001 000 000 190 002
000 000 002 001 001 18e 001 001
000 000 000 000 000 1ff 004 000
000 104 001 189 001 001 000 000
000 000 000 00e 1ff 004 000 000
0f5 001 18f 000 134 000 188 001
1b8 001 1f2 1ec 014 010 00c 008
004 000 000 000 000 003 000 031
1ff 00d 000 138 000 007 143 004
014 010 00c 008 014 000 001 000
020 000 001 000 006 001 1ff 000
000 0c3 000 000 13c 000 000 000
000 000 000 153 000 001 000 000
138 000 1ff 1dc 000 008 11b 1fb
000 000 13c 000 000 000 000 001
000 13d 000 001 000 1ca 1e4 018
014 010 00c 008 004 00d 000 140
000 12d 004 018 014 010 00c 008
01c 000 000 000 000 01c 000 155
000 01c 000 144 000 1eb 001 000
000 024 004 01c 000 147 000 01c
000 148 000 1dd 002 00b 008 01c
000 13b 000 01c 000 14c 000 1d1
003 00c 00c 000 01c 12f 000 01c
000 004 000 150 1c4 000 000 000
06a 1e4 018 014 010 00c 008 004
000 002 005 000 154 000 035 000
000 01c 112 000 01c 000 158 000
02a 004 01c 000 108 000 01c 000
15c 000 1eb 008 000 01c 0fe 000
01c 000 160 000 000 001 000 00f
000 164 1db 000 000 006 000 000
000 0b5 000 001 004 004 1f5 00d
000 168 000 0ab 004 018 014 010
00c 008 01c 000 000 16c 1bf 1e0
01c 018 014 010 00c 008 004 000
001 00e 000 170 000 091 004 01c
018 014 010 00c 008 020 000 000
000 020 000 0b9 000 020 000 174
000 1eb 004 020 000 0af 000 020
000 178 000 1e1 002 000 000 018
008 020 000 0a1 000 020 000 17c
000 1d3 003 00c 00c 000 020 095
000 020 000 004 000 180 1c6 000
000 000 000 10d 1c2 1ec 010 00c
008 004 00b 000 184 000 048 004
010 00c 008 014 000 000 000 000
014 000 072 000 014 000 188 000
1ed 001 00c 004 014 000 066 000
014 000 005 000 18c 1e0 1ff 000
1cb 1de 1e8 014 010 00c 008 004
000 001 00c 000 190 000 018 004
014 010 00c 008 018 000 000 000
018 000 042 000 018 000 194 000
1ed 004 018 000 038 000 018 000
198 000 1e3 002 001 00c 008 000
018 02b 000 018 000 004 000 19c
1d5 000 002 000 000 1d2 000 001
000 1f9 1e0 01c 018 014 010 00c
008 004 000 001 00e 000 1a0 000
1d6 004 01c 018 014 010 00c 008
020 000 000 000 020 000 1fe 000
020 000 1a4 000 1eb 004 020 000
1f4 000 020 000 1a8 000 1e1 002
001 004 011 008 020 000 1e6 000
020 000 1ac 000 1d3 006 00c 000
020 1db 000 000 000 002 004 001
1c9 007 009 00b 000 001 001 1f9
000 002 1fc 000 004 1f9 000 1b0
1b7 1f4 008 004 009 000 1b4 000
186 004 008 00c 000 000 000 000
00c 1b3 000 00c 000 005 000 1b8
000 1ef 000 1bc 000 000 170 000
000 000 1e7 1f0 00c 008 004 000
001 005 000 1c0 000 00c 000 000
010 193 000 010 000 00a 000 1c4
000 155 004 00c 008 010 000 004
010 000 182 000 010 000 004 000
1c8 1e3 000 146 000 1cc 000 000
13e 1e9 1c4 038 034 030 02c 028
024 020 01c 018 014 010 00c 008
004 005 000 1d0 000 00e 000 000
000 000 03c 159 000 03c 000 015
000 1d4 000 11b 004 038 034 030
02c 028 024 020 01c 018 014 010
00c 008 03c 000 001 02b 004 03c
000 13b 000 03c 000 1d8 000 1d5
000 1dc 000 000 1e0 000 000 010
0da 000 000 000 1e4 1e8 1ec 000
000 000 000 000 000 1f0 1f4 1f8
000 000 000 05e 006 000 1fc 1b5
004 1df 000 002 010 000 000 0d7
000 000 000 001 000 0d1 1fb 000
013 000 0cc 000 000 000 1e0 0ff
00f 000 0c4 001 1f8 000 00c 000
000 000 1da 000 0ba 001 1ea 000
0b6 1f2 000 0b3 001 1f1 1fc 004
000 000 000 0ab 000 004 000 0bb
004 004 000 1e0 020 01c 018 014
010 00c 008 004 000 008 000 000
009 0a9 000 000 00c 010 000 000
000 000 014 018 000 000 000 01c
000 000 00c 000 00c 008 008 004
002 000 000 07b 001 004 1f5 003
000 075 001 1eb 004 020 01c 018
014 010 00c 008 020 000 0fc 004
008 000 000 000 000 000 000 004
001 1ff 1fc 008 000 020 000 002
000 000 024 000 052 004 104 000
0c0 03c 038 034 030 02c 028 024
020 01c 018 014 010 00c 008 004
000 028 000 000 008 000 004 000
000 000 00c 000 010 000 000 000
02c 030 000 000 000 001 002 003
184 017 000 000 00a 010 000 000
000 000 000 002 040 001 000 1f3
000 1f1 045 1d4 1e2 005 007 1f6
042 1f4 1f3 041 1f1 013 002 1ee
1ed 040 000 040 000 003 1e7 041
001 040 008 042 1ff 000 000 00d
1dd 043 1db 002 008 008 000 002
1ff 000 002 000 1ff 001 1f5 01c
043 1a6 001 100 1b2 000 034 000
1de 001 004 03c 038 034 030 02c
028 024 020 01c 018 014 010 00c
008 140 000 043 001 007 002 00d
012 04b 185 1e6 044 1fc 048 11c
04b 17e 000 18b 04b 17a 044 000
000 131 055 001 173 1ce 1dc 024
020 01c 018 014 010 00c 008 004
000 038 000 1a3 000 03c 000 19f
000 040 000 000 02f 008 000 000
004 000 000 010 05f 1fc 001 000
004 000 044 000 000 048 000 000
04c 000 004 000 010 000 00e 000
001 000 014 000 050 000 178 001
004 024 020 01c 018 014 010 00c
008 024 000 12c 001 1ce 000 000
00e 14c 051 01b 000 00b 000 000
005 001 004 10d 1e4 07a 000 1da
000 054 000 153 000 1db 000 000
000 001 049 1fc 004 010 000 000
002 012 000 058 000 000 05c 000
000 060 000 008 000 000 000 000
002 000 006 001 010 004 004 000
000 000 001 07f 006 000 000 000
000 000 000 1ee 010 000 001 000
000 064 000 000 06c 000 000 068
000 000 000 004 000 000 000 1de
000 1dc 000 000 000 000 000 001
07f 000 1f3 000 000 1ff 000 14c
044 040 03c 038 034 030 02c 028
024 020 01c 018 014 010 00c 008
004 000 000 001 000 000 070 000
000 074 000 000 000 078 000 000
000 07c 000 000 000 010 000 000
000 003 004 000 001 000 000 080
000 0cd 000 084 000 0c9 000 088
000 0c5 000 08c 000 0c1 000 090
000 0bd 000 094 000 0b9 000 080

.bram_init 19
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 20
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 21
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 22
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 23
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 24
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 25
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 26
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 27
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 28
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 29
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 30
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 31
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 32
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R37C28:MIB_EBR6 MIB_R37C29:MIB_EBR7 MIB_R37C30:EBR_CMUX_LL_25K
word: EBR3.WID 001100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 9
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C19:MIB_EBR6 MIB_R25C20:MIB_EBR7 MIB_R25C21:MIB_EBR8
word: EBR3.WID 110000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 9
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C4:MIB_EBR0 MIB_R37C5:MIB_EBR1
word: EBR0.WID 100010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C15:MIB_EBR2 MIB_R37C16:MIB_EBR3 MIB_R37C17:MIB_EBR4
word: EBR1.WID 100110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 4
enum: EBR1.DP16KD.DATA_WIDTH_B 4
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C26:MIB_EBR4 MIB_R37C27:MIB_EBR5 MIB_R37C28:MIB_EBR6
word: EBR2.WID 110100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 9
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C28:MIB_EBR6 MIB_R25C29:MIB_EBR7 MIB_R25C30:MIB_EBR8
word: EBR3.WID 111010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 4
enum: EBR3.DP16KD.DATA_WIDTH_B 4
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C33:EBR_CMUX_LR_25K MIB_R37C34:MIB_EBR1
word: EBR0.WID 010100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C19:MIB_EBR6 MIB_R37C20:MIB_EBR7 MIB_R37C21:EBR_SPINE_LL0
word: EBR3.WID 101010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 4
enum: EBR3.DP16KD.DATA_WIDTH_B 4
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C10:MIB_EBR6 MIB_R37C11:MIB_EBR7 MIB_R37C12:MIB_EBR8
word: EBR3.WID 011000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 9
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C42:MIB_EBR0 MIB_R25C43:MIB_EBR1
word: EBR0.WID 100100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C26:MIB_EBR4 MIB_R25C27:MIB_EBR5 MIB_R25C28:MIB_EBR6
word: EBR2.WID 110010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 4
enum: EBR2.DP16KD.DATA_WIDTH_B 4
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C8:MIB_EBR4 MIB_R37C9:MIB_EBR5 MIB_R37C10:MIB_EBR6
word: EBR2.WID 000010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 9
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C17:MIB_EBR4 MIB_R25C18:MIB_EBR5 MIB_R25C19:MIB_EBR6
word: EBR2.WID 110110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R13C22:MIB_DSP0 MIB_R13C22:MIB2_DSP0 MIB_R13C23:MIB_DSP1 MIB_R13C23:MIB2_DSP1 MIB_R13C24:MIB_DSP2 MIB_R13C24:MIB2_DSP2 MIB_R13C25:MIB_DSP3 MIB_R13C25:MIB2_DSP3 MIB_R13C26:MIB_DSP4 MIB_R13C26:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R25C39:MIB_EBR6 MIB_R25C40:MIB_EBR7 MIB_R25C41:MIB_EBR8
word: EBR3.WID 000100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 9
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C37:MIB_EBR4 MIB_R25C38:MIB_EBR5 MIB_R25C39:MIB_EBR6
word: EBR2.WID 111000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 9
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C13:MIB_EBR0 MIB_R37C14:MIB_EBR1
word: EBR0.WID 010110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R13C22:MIB_DSP0 MIB_R13C22:MIB2_DSP0 MIB_R13C23:MIB_DSP1 MIB_R13C23:MIB2_DSP1 MIB_R13C24:MIB_DSP2 MIB_R13C24:MIB2_DSP2 MIB_R13C25:MIB_DSP3 MIB_R13C25:MIB2_DSP3 MIB_R13C26:MIB_DSP4 MIB_R13C26:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R25C8:MIB_EBR4 MIB_R25C9:MIB_EBR5 MIB_R25C10:MIB_EBR6
word: EBR2.WID 001110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C6:MIB_EBR2 MIB_R25C7:MIB_EBR3 MIB_R25C8:MIB_EBR4
word: EBR1.WID 101110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R13C26:MIB_DSP4 MIB_R13C26:MIB2_DSP4 MIB_R13C27:MIB_DSP5 MIB_R13C27:MIB2_DSP5 MIB_R13C28:MIB_DSP6 MIB_R13C28:MIB2_DSP6 MIB_R13C29:MIB_DSP7 MIB_R13C29:MIB2_DSP7 MIB_R13C30:MIB_DSP8 MIB_R13C30:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R37C24:MIB_EBR2 MIB_R37C25:MIB_EBR3 MIB_R37C26:MIB_EBR4
word: EBR1.WID 111100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 9
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C22:MIB_EBR0 MIB_R25C23:MIB_EBR1
word: EBR0.WID 101000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C33:MIB_EBR0 MIB_R25C34:MIB_EBR1
word: EBR0.WID 000110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C4:MIB_EBR0 MIB_R25C5:MIB_EBR1
word: EBR0.WID 101100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C35:MIB_EBR2 MIB_R25C36:MIB_EBR3 MIB_R25C37:MIB_EBR4
word: EBR1.WID 011100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 9
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C22:MIB_EBR0 MIB_R37C23:MIB_EBR1
word: EBR0.WID 011010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C13:MIB_EBR0 MIB_R25C14:MIB_EBR1
word: EBR0.WID 011110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C15:MIB_EBR2 MIB_R25C16:MIB_EBR3 MIB_R25C17:MIB_EBR4
word: EBR1.WID 111110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C10:MIB_EBR6 MIB_R25C11:MIB_EBR7 MIB_R25C12:MIB_EBR8
word: EBR3.WID 000001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C24:MIB_EBR2 MIB_R25C25:MIB_EBR3 MIB_R25C26:MIB_EBR4
word: EBR1.WID 001010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 4
enum: EBR1.DP16KD.DATA_WIDTH_B 4
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C17:MIB_EBR4 MIB_R37C18:MIB_EBR5 MIB_R37C19:MIB_EBR6
word: EBR2.WID 001000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 9
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C6:MIB_EBR2 MIB_R37C7:MIB_EBR3 MIB_R37C8:MIB_EBR4
word: EBR1.WID 010010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 9
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

