strict digraph "compose( ,  )" {
	node [label="\N"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2135163d10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2135171250>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2135177390>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2135116bd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f213510ecd0>",
		fillcolor=turquoise,
		label="20:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2135171390>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2135116750>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF" -> "18:BL"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=14];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=14];
	"20:IF" -> "20:BL"	[cond="['slowena', 'q']",
		label="((slowena == 1'b1) && (q < 9))",
		lineno=20];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2135171050>",
		fillcolor=turquoise,
		label="25:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f213517dc50>]",
		style=filled,
		typ=Block];
	"20:IF" -> "25:BL"	[cond="['slowena', 'q']",
		label="!(((slowena == 1'b1) && (q < 9)))",
		lineno=20];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f21351f50d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2135103fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
}
