library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity vga_raster is
port (
reset : in std_logic;
clk : in std_logic; 
Should be 25.125 MHz
VGA_CLK, 
Dot clock to DAC
VGA_HS, 
Active
Low Horizontal Sync
VGA_VS, 
Active
Low Vertical Sync
VGA_BLANK, 
Active
Low DAC blanking control
VGA_SYNC : out std_logic; 
Active
Low DAC Sync on Green
VGA_R, VGA_G, VGA_B : out std_logic_vector(9 downto 0)
);
end vga_raster;