{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09761,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00239,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00603124,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00292679,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00603124,
	"finish__design__instance__count__class:buffer": 46,
	"finish__design__instance__area__class:buffer": 69.692,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 27.664,
	"finish__design__instance__count__class:inverter": 34,
	"finish__design__instance__area__class:inverter": 19.95,
	"finish__design__instance__count__class:sequential_cell": 174,
	"finish__design__instance__area__class:sequential_cell": 825.132,
	"finish__design__instance__count__class:multi_input_combinational_cell": 394,
	"finish__design__instance__area__class:multi_input_combinational_cell": 717.934,
	"finish__design__instance__count": 671,
	"finish__design__instance__area": 1660.37,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.598963,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.907336,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00235922,
	"finish__power__switching__total": 0.000702898,
	"finish__power__leakage__total": 3.42687e-05,
	"finish__power__total": 0.00309638,
	"finish__design__io": 31,
	"finish__design__die__area": 3391.32,
	"finish__design__core__area": 3060.33,
	"finish__design__instance__count": 749,
	"finish__design__instance__area": 1681.12,
	"finish__design__instance__count__stdcell": 749,
	"finish__design__instance__area__stdcell": 1681.12,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.549326,
	"finish__design__instance__utilization__stdcell": 0.549326,
	"finish__design__rows": 39,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 39,
	"finish__design__sites": 11505,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 11505,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}