# UART-Protocol
This is the UART Protocol written in VERILOG and simulated with modelSim
late_1.v           = TX part of UART;
late_1_TB.v        = Test_Bench of TX;
late_1_rx.v        = RX part of UART;
late_1_rx_TB.v     = Test_Bench of RX;
