Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 12 19:14:07 2023
| Host         : DESKTOP-L4AEQ4H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.317        0.000                      0                11462        0.010        0.000                      0                11462        1.100        0.000                       0                  6626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.477        0.000                      0                   46        0.143        0.000                      0                   46        4.232        0.000                       0                   119  
  clkout2          33.072        0.000                      0                  299        0.073        0.000                      0                  299       19.358        0.000                       0                   162  
  clkout3          37.490        0.000                      0                 9302        0.057        0.000                      0                 9302       49.358        0.000                       0                  6341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             1.521        0.000                      0                  259        0.182        0.000                      0                  259  
clkout3       clkout0             0.317        0.000                      0                   32        1.305        0.000                      0                   32  
clkout0       clkout2             5.243        0.000                      0                   12        0.397        0.000                      0                   12  
clkout3       clkout2            11.243        0.000                      0                  135        2.738        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.053        0.000                      0                 1557        0.010        0.000                      0                 1557  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.317ns  (logic 0.739ns (31.891%)  route 1.578ns (68.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.394     2.800    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X54Y105        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.496 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=10, routed)          1.108     4.604    vga/U12/h_count_reg[4]_63
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.043     4.647 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.471     5.117    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.594    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.251ns  (logic 0.739ns (32.832%)  route 1.512ns (67.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.393     2.799    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X54Y106        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.495 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.082     4.576    vga/U12/h_count_reg[4]_64
    SLICE_X52Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.619 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.430     5.050    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.555    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.983ns  (logic 0.743ns (37.466%)  route 1.240ns (62.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.393     2.799    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X54Y106        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.499 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=10, routed)          0.832     4.331    vga/U12/h_count_reg[4]_68
    SLICE_X51Y97         LUT5 (Prop_lut5_I2_O)        0.043     4.374 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.408     4.782    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.579    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.926ns  (logic 0.739ns (38.368%)  route 1.187ns (61.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.394     2.800    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X54Y105        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.496 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=10, routed)          0.800     4.296    vga/U12/h_count_reg[4]_63
    SLICE_X54Y99         LUT5 (Prop_lut5_I0_O)        0.043     4.339 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.387     4.726    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.555    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.900ns  (logic 0.743ns (39.101%)  route 1.157ns (60.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.394     2.800    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X54Y105        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.500 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=10, routed)          0.861     4.360    vga/U12/h_count_reg[4]_67
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.043     4.403 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.297     4.700    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.543    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.868ns  (logic 0.739ns (39.551%)  route 1.129ns (60.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.393     2.799    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X54Y106        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.495 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          0.703     4.198    vga/U12/h_count_reg[4]_64
    SLICE_X49Y106        LUT5 (Prop_lut5_I2_O)        0.043     4.241 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.426     4.667    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.261     8.355    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.601     7.755    
                         clock uncertainty           -0.066     7.689    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.593    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.848ns  (logic 0.749ns (40.529%)  route 1.099ns (59.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.394     2.800    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X54Y105        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.506 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=10, routed)          0.724     4.229    vga/U12/h_count_reg[4]_65
    SLICE_X55Y102        LUT5 (Prop_lut5_I0_O)        0.043     4.272 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.375     4.648    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.578    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.858ns  (logic 0.739ns (39.779%)  route 1.119ns (60.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.393     2.799    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X54Y106        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.495 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          0.644     4.138    vga/U12/h_count_reg[4]_64
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.043     4.181 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.475     4.657    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.594    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.791ns  (logic 0.749ns (41.821%)  route 1.042ns (58.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.394     2.800    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X54Y105        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.506 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=10, routed)          0.728     4.234    vga/U12/h_count_reg[4]_65
    SLICE_X53Y101        LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.314     4.591    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.578    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.767ns  (logic 0.743ns (42.042%)  route 1.024ns (57.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.394     2.800    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X54Y105        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.500 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=10, routed)          0.827     4.327    vga/U12/h_count_reg[4]_67
    SLICE_X51Y102        LUT5 (Prop_lut5_I0_O)        0.043     4.370 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.197     4.567    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.601     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X52Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.579    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  3.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.300%)  route 0.236ns (66.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE (Prop_fdre_C_Q)         0.118    -0.454 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.217    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.118ns (33.089%)  route 0.239ns (66.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.620    -0.573    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.239    -0.216    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.118ns (29.661%)  route 0.280ns (70.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE (Prop_fdre_C_Q)         0.118    -0.454 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.280    -0.174    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.556%)  route 0.281ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.620    -0.573    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.281    -0.173    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.564%)  route 0.281ns (70.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE (Prop_fdre_C_Q)         0.118    -0.454 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.281    -0.172    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.662%)  route 0.305ns (75.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.165    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.118ns (27.312%)  route 0.314ns (72.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.620    -0.573    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.314    -0.141    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.543    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.360    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 vga/strdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.184ns (32.641%)  route 0.380ns (67.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.618    -0.575    vga/CLK_OUT1
    SLICE_X47Y128        FDRE                                         r  vga/strdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.475 r  vga/strdata_reg[1]/Q
                         net (fo=1, routed)           0.129    -0.346    vga/U12/strdata__0[1]
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.028    -0.318 r  vga/U12/ascii_code[1]_i_8/O
                         net (fo=1, routed)           0.051    -0.267    vga/U12/ascii_code[1]_i_8_n_0
    SLICE_X45Y127        LUT5 (Prop_lut5_I3_O)        0.028    -0.239 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.200    -0.039    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I2_O)        0.028    -0.011 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    vga/U12_n_97
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.839    -0.619    vga/CLK_OUT1
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.078    -0.542    
    SLICE_X45Y130        FDRE (Hold_fdre_C_D)         0.060    -0.482    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 vga/strdata_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.274ns (39.055%)  route 0.428ns (60.945%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X44Y124        FDRE                                         r  vga/strdata_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.476 r  vga/strdata_reg[37]/Q
                         net (fo=1, routed)           0.080    -0.396    vga/U12/strdata__0[33]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.028    -0.368 f  vga/U12/ascii_code[5]_i_29/O
                         net (fo=1, routed)           0.000    -0.368    vga/U12/ascii_code[5]_i_29_n_0
    SLICE_X45Y124        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.318 f  vga/U12/ascii_code_reg[5]_i_14/O
                         net (fo=1, routed)           0.162    -0.156    vga/U12/ascii_code_reg[5]_i_14_n_0
    SLICE_X48Y126        LUT6 (Prop_lut6_I4_O)        0.068    -0.088 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.186     0.098    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I4_O)        0.028     0.126 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.126    vga/U12_n_93
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.837    -0.621    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.078    -0.544    
    SLICE_X46Y130        FDRE (Hold_fdre_C_D)         0.087    -0.457    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 vga/strdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.275ns (33.164%)  route 0.554ns (66.836%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.616    -0.577    vga/CLK_OUT1
    SLICE_X49Y126        FDRE                                         r  vga/strdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  vga/strdata_reg[28]/Q
                         net (fo=1, routed)           0.170    -0.307    vga/U12/strdata__0[25]
    SLICE_X49Y126        LUT5 (Prop_lut5_I0_O)        0.028    -0.279 f  vga/U12/ascii_code[4]_i_29/O
                         net (fo=1, routed)           0.000    -0.279    vga/U12/ascii_code[4]_i_29_n_0
    SLICE_X49Y126        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.228 f  vga/U12/ascii_code_reg[4]_i_16/O
                         net (fo=1, routed)           0.169    -0.059    vga/U12/ascii_code_reg[4]_i_16_n_0
    SLICE_X48Y126        LUT6 (Prop_lut6_I4_O)        0.068     0.009 f  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.215     0.225    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.028     0.253 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.253    vga/U12_n_94
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.620    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.061    -0.560    
    SLICE_X46Y131        FDRE (Hold_fdre_C_D)         0.087    -0.473    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.725    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y52     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X45Y123    vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y124    vga/strdata_reg[45]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y127    vga/strdata_reg[50]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X50Y127    vga/strdata_reg[52]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X46Y130    vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X45Y130    vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X46Y130    vga/ascii_code_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y107    vga/MEMBUF_reg_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y107    vga/MEMBUF_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y108    vga/MEMBUF_reg_128_191_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y108    vga/MEMBUF_reg_128_191_31_31/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y101    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y101    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y106    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y105    vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y105    vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y105    vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y105    vga/MEMBUF_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y108    vga/MEMBUF_reg_128_191_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y108    vga/MEMBUF_reg_128_191_31_31/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.072ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 0.560ns (8.055%)  route 6.393ns (91.945%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.794     0.117    vga/U12/rdn_i_3_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I4_O)        0.043     0.160 r  vga/U12/strdata[17]_i_4/O
                         net (fo=7, routed)           0.936     1.096    vga/U12/strdata[17]_i_4_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I0_O)        0.043     1.139 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=3, routed)           0.548     1.687    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.730 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.330     2.060    vga/U12/R[3]_i_10_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.043     2.103 r  vga/U12/R[3]_i_5/O
                         net (fo=1, routed)           0.463     2.567    vga/U12/R[3]_i_5_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I4_O)        0.043     2.610 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.471     4.081    vga/U12/G_reg[3]_0
    SLICE_X14Y102        LUT4 (Prop_lut4_I0_O)        0.043     4.124 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.674     4.798    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.031    37.870    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.870    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 33.072    

Slack (MET) :             33.084ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 0.560ns (8.058%)  route 6.390ns (91.942%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.794     0.117    vga/U12/rdn_i_3_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I4_O)        0.043     0.160 r  vga/U12/strdata[17]_i_4/O
                         net (fo=7, routed)           0.936     1.096    vga/U12/strdata[17]_i_4_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I0_O)        0.043     1.139 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=3, routed)           0.548     1.687    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.730 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.330     2.060    vga/U12/R[3]_i_10_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.043     2.103 r  vga/U12/R[3]_i_5/O
                         net (fo=1, routed)           0.463     2.567    vga/U12/R[3]_i_5_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I4_O)        0.043     2.610 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.471     4.081    vga/U12/G_reg[3]_0
    SLICE_X14Y102        LUT4 (Prop_lut4_I0_O)        0.043     4.124 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.671     4.795    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.022    37.879    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.879    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 33.084    

Slack (MET) :             33.266ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.560ns (8.272%)  route 6.210ns (91.728%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.794     0.117    vga/U12/rdn_i_3_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I4_O)        0.043     0.160 r  vga/U12/strdata[17]_i_4/O
                         net (fo=7, routed)           0.936     1.096    vga/U12/strdata[17]_i_4_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I0_O)        0.043     1.139 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=3, routed)           0.548     1.687    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.730 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.330     2.060    vga/U12/R[3]_i_10_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.043     2.103 r  vga/U12/R[3]_i_5/O
                         net (fo=1, routed)           0.463     2.567    vga/U12/R[3]_i_5_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I4_O)        0.043     2.610 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.383     3.993    vga/FONT_8X16/h_count_reg[9]
    SLICE_X14Y102        LUT2 (Prop_lut2_I1_O)        0.043     4.036 r  vga/FONT_8X16/R[3]_i_1/O
                         net (fo=2, routed)           0.580     4.616    vga/U12/ascii_code_reg[6]_8[0]
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.019    37.881    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.881    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 33.266    

Slack (MET) :             33.267ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.560ns (8.274%)  route 6.208ns (91.726%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.794     0.117    vga/U12/rdn_i_3_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I4_O)        0.043     0.160 r  vga/U12/strdata[17]_i_4/O
                         net (fo=7, routed)           0.936     1.096    vga/U12/strdata[17]_i_4_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I0_O)        0.043     1.139 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=3, routed)           0.548     1.687    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.730 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.330     2.060    vga/U12/R[3]_i_10_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.043     2.103 r  vga/U12/R[3]_i_5/O
                         net (fo=1, routed)           0.463     2.567    vga/U12/R[3]_i_5_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I4_O)        0.043     2.610 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.383     3.993    vga/FONT_8X16/h_count_reg[9]
    SLICE_X14Y102        LUT2 (Prop_lut2_I1_O)        0.043     4.036 r  vga/FONT_8X16/R[3]_i_1/O
                         net (fo=2, routed)           0.578     4.614    vga/U12/ascii_code_reg[6]_8[0]
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.019    37.881    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.881    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 33.267    

Slack (MET) :             33.605ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.560ns (8.896%)  route 5.735ns (91.104%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.794     0.117    vga/U12/rdn_i_3_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I4_O)        0.043     0.160 r  vga/U12/strdata[17]_i_4/O
                         net (fo=7, routed)           0.936     1.096    vga/U12/strdata[17]_i_4_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I0_O)        0.043     1.139 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=3, routed)           0.548     1.687    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.730 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.330     2.060    vga/U12/R[3]_i_10_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.043     2.103 r  vga/U12/R[3]_i_5/O
                         net (fo=1, routed)           0.463     2.567    vga/U12/R[3]_i_5_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I4_O)        0.043     2.610 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.268     3.878    vga/U12/G_reg[3]_0
    SLICE_X14Y102        LUT5 (Prop_lut5_I0_O)        0.043     3.921 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.220     4.141    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.336    38.430    vga/U12/CLK_OUT3
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.830    
                         clock uncertainty           -0.081    37.748    
    SLICE_X14Y102        FDRE (Setup_fdre_C_D)       -0.002    37.746    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.746    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                 33.605    

Slack (MET) :             35.420ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.435ns (9.613%)  route 4.090ns (90.387%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.578    -0.099    vga/U12/rdn_i_3_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I3_O)        0.043    -0.056 f  vga/U12/B[3]_i_2/O
                         net (fo=73, routed)          0.759     0.703    vga/U12/ascii_code_reg[6]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.746 f  vga/U12/G[3]_i_2/O
                         net (fo=31, routed)          0.994     1.740    vga/FONT_8X16/v_count_reg[7]
    SLICE_X14Y102        LUT3 (Prop_lut3_I2_O)        0.047     1.787 r  vga/FONT_8X16/G[1]_i_1/O
                         net (fo=2, routed)           0.584     2.371    vga/U12/flag_reg_0[0]
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.110    37.790    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 35.420    

Slack (MET) :             35.506ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.435ns (9.802%)  route 4.003ns (90.198%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.578    -0.099    vga/U12/rdn_i_3_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I3_O)        0.043    -0.056 f  vga/U12/B[3]_i_2/O
                         net (fo=73, routed)          0.759     0.703    vga/U12/ascii_code_reg[6]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.746 f  vga/U12/G[3]_i_2/O
                         net (fo=31, routed)          0.994     1.740    vga/FONT_8X16/v_count_reg[7]
    SLICE_X14Y102        LUT3 (Prop_lut3_I2_O)        0.047     1.787 r  vga/FONT_8X16/G[1]_i_1/O
                         net (fo=2, routed)           0.497     2.284    vga/U12/flag_reg_0[0]
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.110    37.790    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                 35.506    

Slack (MET) :             35.621ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.398ns (9.221%)  route 3.918ns (90.779%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.578    -0.099    vga/U12/rdn_i_3_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I3_O)        0.043    -0.056 f  vga/U12/B[3]_i_2/O
                         net (fo=73, routed)          1.550     1.494    vga/U12/ascii_code_reg[6]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.053     1.547 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.615     2.162    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.117    37.783    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.783    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 35.621    

Slack (MET) :             35.723ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.398ns (9.463%)  route 3.808ns (90.537%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.578    -0.099    vga/U12/rdn_i_3_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I3_O)        0.043    -0.056 f  vga/U12/B[3]_i_2/O
                         net (fo=73, routed)          1.550     1.494    vga/U12/ascii_code_reg[6]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.053     1.547 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.504     2.052    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.126    37.774    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.774    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                 35.723    

Slack (MET) :             36.310ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.388ns (10.606%)  route 3.270ns (89.394%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.440    -2.154    vga/U12/CLK_OUT3
    SLICE_X42Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.895 r  vga/U12/v_count_reg[2]/Q
                         net (fo=30, routed)          1.175    -0.720    vga/U12/PRow[2]
    SLICE_X48Y128        LUT4 (Prop_lut4_I3_O)        0.043    -0.677 r  vga/U12/rdn_i_3/O
                         net (fo=9, routed)           0.578    -0.099    vga/U12/rdn_i_3_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I3_O)        0.043    -0.056 f  vga/U12/B[3]_i_2/O
                         net (fo=73, routed)          1.517     1.461    vga/U12/ascii_code_reg[6]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.043     1.504 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     1.504    vga/U12/B[3]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.336    38.430    vga/U12/CLK_OUT3
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.601    37.830    
                         clock uncertainty           -0.081    37.748    
    SLICE_X14Y102        FDRE (Setup_fdre_C_D)        0.066    37.814    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.814    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                 36.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.569%)  route 0.102ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.678    -0.515    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X40Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.100    -0.415 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.102    -0.313    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X42Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.913    -0.545    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.058    -0.488    
    SLICE_X42Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.386    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.007%)  route 0.104ns (50.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.677    -0.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDSE (Prop_fdse_C_Q)         0.100    -0.416 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.312    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.058    -0.490    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.396    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.676    -0.517    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDSE (Prop_fdse_C_Q)         0.100    -0.417 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.096    -0.321    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X42Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.913    -0.545    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.040    -0.506    
    SLICE_X42Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.412    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X86Y79         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.118    -0.435 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.340    DISPLAY/P2S_LED/buff[7]
    SLICE_X86Y80         SRL16E                                       r  DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.878    -0.580    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X86Y80         SRL16E                                       r  DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
                         clock pessimism              0.041    -0.540    
    SLICE_X86Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.438    DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDSE (Prop_fdse_C_Q)         0.118    -0.400 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.148    -0.251    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.041    -0.507    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.353    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.640    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X55Y81         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  DISPLAY/P2S_LED/data_count_reg[1]/Q
                         net (fo=5, routed)           0.083    -0.369    DISPLAY/P2S_LED/data_count[1]
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.028    -0.341 r  DISPLAY/P2S_LED/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.341    DISPLAY/P2S_LED/data_count[3]_i_2_n_0
    SLICE_X54Y81         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.581    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X54Y81         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.040    -0.542    
    SLICE_X54Y81         FDRE (Hold_fdre_C_D)         0.087    -0.455    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.136%)  route 0.143ns (58.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.677    -0.516    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDSE (Prop_fdse_C_Q)         0.100    -0.416 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.143    -0.272    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.058    -0.490    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.391    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.803%)  route 0.145ns (59.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.678    -0.515    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X40Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.100    -0.415 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.145    -0.269    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X42Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.913    -0.545    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.058    -0.488    
    SLICE_X42Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.389    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[62]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.480%)  route 0.095ns (42.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.676    -0.517    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDSE (Prop_fdse_C_Q)         0.100    -0.417 r  DISPLAY/P2S_SEG/buff_reg[62]/Q
                         net (fo=1, routed)           0.095    -0.322    DISPLAY/P2S_SEG/buff__0[62]
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.028    -0.294 r  DISPLAY/P2S_SEG/buff[63]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    DISPLAY/P2S_SEG/buff[63]_i_2_n_0
    SLICE_X42Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.912    -0.546    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
                         clock pessimism              0.041    -0.506    
    SLICE_X42Y81         FDSE (Hold_fdse_C_D)         0.087    -0.419    DISPLAY/P2S_SEG/buff_reg[63]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (55.084%)  route 0.082ns (44.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.639    -0.554    BTN_SCAN/CLK_OUT3
    SLICE_X91Y76         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/Q
                         net (fo=6, routed)           0.082    -0.372    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[1]
    SLICE_X91Y76         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.875    -0.583    BTN_SCAN/CLK_OUT3
    SLICE_X91Y76         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
                         clock pessimism              0.030    -0.554    
    SLICE_X91Y76         FDRE (Hold_fdre_C_D)         0.047    -0.507    BTN_SCAN/FSM_onehot_btn_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X91Y76     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X86Y80     DISPLAY/P2S_LED/buff_reg[12]_DISPLAY_P2S_LED_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X84Y80     DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X84Y80     DISPLAY/P2S_LED/buff_reg_r_2/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X84Y80     DISPLAY/P2S_LED/buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_7/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X86Y80     DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X86Y80     DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y82     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y82     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y82     DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y80     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y82     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X42Y82     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       37.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.490ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[17][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.401ns  (logic 0.627ns (5.056%)  route 11.774ns (94.944%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.411ns = ( 50.411 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 f  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 f  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 f  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          1.312    12.110    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X71Y114        LUT6 (Prop_lut6_I5_O)        0.043    12.153 r  core/mem/ram/data[17][5]_i_2/O
                         net (fo=1, routed)           0.355    12.508    core/mem/ram/data[17][5]_i_2_n_0
    SLICE_X71Y114        LUT6 (Prop_lut6_I3_O)        0.043    12.551 r  core/mem/ram/data[17][5]_i_1/O
                         net (fo=1, routed)           0.000    12.551    core/mem/ram/data[17][5]_i_1_n_0
    SLICE_X71Y114        FDRE                                         r  core/mem/ram/data_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.254    50.411    core/mem/ram/debug_clk
    SLICE_X71Y114        FDRE                                         r  core/mem/ram/data_reg[17][5]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.099    
                         clock uncertainty           -0.095    50.005    
    SLICE_X71Y114        FDRE (Setup_fdre_C_D)        0.037    50.042    core/mem/ram/data_reg[17][5]
  -------------------------------------------------------------------
                         required time                         50.042    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                 37.490    

Slack (MET) :             37.675ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[16][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.217ns  (logic 0.627ns (5.132%)  route 11.590ns (94.868%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.411ns = ( 50.411 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          1.128    11.926    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.043    11.969 f  core/mem/ram/data[16][6]_i_3/O
                         net (fo=1, routed)           0.355    12.324    core/mem/ram/data[16][6]_i_3_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I5_O)        0.043    12.367 r  core/mem/ram/data[16][6]_i_1/O
                         net (fo=1, routed)           0.000    12.367    core/mem/ram/data[16][6]_i_1_n_0
    SLICE_X75Y111        FDRE                                         r  core/mem/ram/data_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.254    50.411    core/mem/ram/debug_clk
    SLICE_X75Y111        FDRE                                         r  core/mem/ram/data_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.099    
                         clock uncertainty           -0.095    50.005    
    SLICE_X75Y111        FDRE (Setup_fdre_C_D)        0.038    50.043    core/mem/ram/data_reg[16][6]
  -------------------------------------------------------------------
                         required time                         50.043    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                 37.675    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[16][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.200ns  (logic 0.627ns (5.139%)  route 11.573ns (94.861%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.411ns = ( 50.411 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          1.226    12.024    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X71Y114        LUT6 (Prop_lut6_I4_O)        0.043    12.067 f  core/mem/ram/data[16][5]_i_2/O
                         net (fo=1, routed)           0.240    12.308    core/mem/ram/data[16][5]_i_2_n_0
    SLICE_X71Y114        LUT6 (Prop_lut6_I2_O)        0.043    12.351 r  core/mem/ram/data[16][5]_i_1/O
                         net (fo=1, routed)           0.000    12.351    core/mem/ram/data[16][5]_i_1_n_0
    SLICE_X71Y114        FDRE                                         r  core/mem/ram/data_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.254    50.411    core/mem/ram/debug_clk
    SLICE_X71Y114        FDRE                                         r  core/mem/ram/data_reg[16][5]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.099    
                         clock uncertainty           -0.095    50.005    
    SLICE_X71Y114        FDRE (Setup_fdre_C_D)        0.038    50.043    core/mem/ram/data_reg[16][5]
  -------------------------------------------------------------------
                         required time                         50.043    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 37.692    

Slack (MET) :             37.798ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[16][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.095ns  (logic 0.627ns (5.184%)  route 11.468ns (94.816%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 50.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          1.121    11.919    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I4_O)        0.043    11.962 r  core/mem/ram/data[16][7]_i_3/O
                         net (fo=1, routed)           0.240    12.202    core/mem/ram/data[16][7]_i_3_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I5_O)        0.043    12.245 r  core/mem/ram/data[16][7]_i_1/O
                         net (fo=1, routed)           0.000    12.245    core/mem/ram/data[16][7]_i_1_n_0
    SLICE_X71Y112        FDRE                                         r  core/mem/ram/data_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.255    50.412    core/mem/ram/debug_clk
    SLICE_X71Y112        FDRE                                         r  core/mem/ram/data_reg[16][7]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.100    
                         clock uncertainty           -0.095    50.006    
    SLICE_X71Y112        FDRE (Setup_fdre_C_D)        0.038    50.044    core/mem/ram/data_reg[16][7]
  -------------------------------------------------------------------
                         required time                         50.044    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 37.798    

Slack (MET) :             37.814ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[17][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 0.627ns (5.217%)  route 11.392ns (94.783%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.425ns = ( 50.425 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          0.930    11.728    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X87Y108        LUT6 (Prop_lut6_I3_O)        0.043    11.771 r  core/mem/ram/data[17][6]_i_2/O
                         net (fo=1, routed)           0.355    12.126    core/mem/ram/data[17][6]_i_2_n_0
    SLICE_X87Y108        LUT5 (Prop_lut5_I4_O)        0.043    12.169 r  core/mem/ram/data[17][6]_i_1/O
                         net (fo=1, routed)           0.000    12.169    core/mem/ram/data[17][6]_i_1_n_0
    SLICE_X87Y108        FDRE                                         r  core/mem/ram/data_reg[17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.268    50.425    core/mem/ram/debug_clk
    SLICE_X87Y108        FDRE                                         r  core/mem/ram/data_reg[17][6]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.040    
                         clock uncertainty           -0.095    49.946    
    SLICE_X87Y108        FDRE (Setup_fdre_C_D)        0.037    49.983    core/mem/ram/data_reg[17][6]
  -------------------------------------------------------------------
                         required time                         49.983    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 37.814    

Slack (MET) :             37.820ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[16][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.011ns  (logic 0.627ns (5.220%)  route 11.384ns (94.780%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.423ns = ( 50.423 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          1.030    11.828    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X84Y111        LUT6 (Prop_lut6_I5_O)        0.043    11.871 f  core/mem/ram/data[16][2]_i_2/O
                         net (fo=1, routed)           0.247    12.119    core/mem/ram/data[16][2]_i_2_n_0
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.043    12.162 r  core/mem/ram/data[16][2]_i_1/O
                         net (fo=1, routed)           0.000    12.162    core/mem/ram/data[16][2]_i_1_n_0
    SLICE_X84Y111        FDRE                                         r  core/mem/ram/data_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.266    50.423    core/mem/ram/debug_clk
    SLICE_X84Y111        FDRE                                         r  core/mem/ram/data_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.038    
                         clock uncertainty           -0.095    49.944    
    SLICE_X84Y111        FDRE (Setup_fdre_C_D)        0.038    49.982    core/mem/ram/data_reg[16][2]
  -------------------------------------------------------------------
                         required time                         49.982    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 37.820    

Slack (MET) :             37.875ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[17][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 0.584ns (4.860%)  route 11.433ns (95.140%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 50.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          1.326    12.124    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I4_O)        0.043    12.167 r  core/mem/ram/data[17][7]_i_1/O
                         net (fo=1, routed)           0.000    12.167    core/mem/ram/data[17][7]_i_1_n_0
    SLICE_X71Y112        FDRE                                         r  core/mem/ram/data_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.255    50.412    core/mem/ram/debug_clk
    SLICE_X71Y112        FDRE                                         r  core/mem/ram/data_reg[17][7]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.100    
                         clock uncertainty           -0.095    50.006    
    SLICE_X71Y112        FDRE (Setup_fdre_C_D)        0.037    50.043    core/mem/ram/data_reg[17][7]
  -------------------------------------------------------------------
                         required time                         50.043    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                 37.875    

Slack (MET) :             37.910ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[16][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.920ns  (logic 0.627ns (5.260%)  route 11.293ns (94.740%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.421ns = ( 50.421 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          0.831    11.629    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X83Y113        LUT3 (Prop_lut3_I2_O)        0.043    11.672 f  core/mem/ram/data[16][4]_i_2/O
                         net (fo=1, routed)           0.355    12.027    core/mem/ram/data[16][4]_i_2_n_0
    SLICE_X83Y113        LUT6 (Prop_lut6_I5_O)        0.043    12.070 r  core/mem/ram/data[16][4]_i_1/O
                         net (fo=1, routed)           0.000    12.070    core/mem/ram/data[16][4]_i_1_n_0
    SLICE_X83Y113        FDRE                                         r  core/mem/ram/data_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.264    50.421    core/mem/ram/debug_clk
    SLICE_X83Y113        FDRE                                         r  core/mem/ram/data_reg[16][4]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.036    
                         clock uncertainty           -0.095    49.942    
    SLICE_X83Y113        FDRE (Setup_fdre_C_D)        0.038    49.980    core/mem/ram/data_reg[16][4]
  -------------------------------------------------------------------
                         required time                         49.980    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 37.910    

Slack (MET) :             37.954ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[16][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 0.627ns (5.275%)  route 11.259ns (94.725%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 50.431 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          0.598    11.396    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X94Y105        LUT6 (Prop_lut6_I4_O)        0.043    11.439 f  core/mem/ram/data[16][3]_i_2/O
                         net (fo=1, routed)           0.554    11.993    core/mem/ram/data[16][3]_i_2_n_0
    SLICE_X93Y105        LUT6 (Prop_lut6_I0_O)        0.043    12.036 r  core/mem/ram/data[16][3]_i_1/O
                         net (fo=1, routed)           0.000    12.036    core/mem/ram/data[16][3]_i_1_n_0
    SLICE_X93Y105        FDRE                                         r  core/mem/ram/data_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.274    50.431    core/mem/ram/debug_clk
    SLICE_X93Y105        FDRE                                         r  core/mem/ram/data_reg[16][3]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.046    
                         clock uncertainty           -0.095    49.952    
    SLICE_X93Y105        FDRE (Setup_fdre_C_D)        0.038    49.990    core/mem/ram/data_reg[16][3]
  -------------------------------------------------------------------
                         required time                         49.990    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                 37.954    

Slack (MET) :             37.997ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[17][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.836ns  (logic 0.627ns (5.298%)  route 11.209ns (94.702%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.424ns = ( 50.424 - 50.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     0.963 r  core/mem/add/i___8_i_1/O[1]
                         net (fo=1112, routed)        6.140     7.103    core/mem/ram/c[1]
    SLICE_X94Y91         LUT3 (Prop_lut3_I2_O)        0.123     7.226 r  core/mem/ram/i___16_i_2/O
                         net (fo=121, routed)         3.529    10.755    core/mem/ram/data_reg[105][2]_1
    SLICE_X94Y113        LUT5 (Prop_lut5_I0_O)        0.043    10.798 r  core/mem/ram/data[17][7]_i_2/O
                         net (fo=18, routed)          0.952    11.750    core/mem/ram/data[17][7]_i_2_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I3_O)        0.043    11.793 r  core/mem/ram/data[17][2]_i_2/O
                         net (fo=1, routed)           0.150    11.943    core/mem/ram/data[17][2]_i_2_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.043    11.986 r  core/mem/ram/data[17][2]_i_1/O
                         net (fo=1, routed)           0.000    11.986    core/mem/ram/data[17][2]_i_1_n_0
    SLICE_X85Y110        FDRE                                         r  core/mem/ram/data_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.267    50.424    core/mem/ram/debug_clk
    SLICE_X85Y110        FDRE                                         r  core/mem/ram/data_reg[17][2]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.039    
                         clock uncertainty           -0.095    49.945    
    SLICE_X85Y110        FDRE (Setup_fdre_C_D)        0.038    49.983    core/mem/ram/data_reg[17][2]
  -------------------------------------------------------------------
                         required time                         49.983    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 37.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.210ns (53.738%)  route 0.181ns (46.262%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.427ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.543     0.427    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X63Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.091     0.518 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.181     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[8]
    SLICE_X64Y149        LUT3 (Prop_lut3_I1_O)        0.064     0.763 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.763    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[8]
    SLICE_X64Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.818 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.818    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X64Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.814     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.043     0.690    
    SLICE_X64Y149        FDRE (Hold_fdre_C_D)         0.071     0.761    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.179ns (45.153%)  route 0.217ns (54.847%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.428ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.544     0.428    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X61Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.100     0.528 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.217     0.745    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[1]
    SLICE_X64Y147        LUT3 (Prop_lut3_I0_O)        0.028     0.773 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.773    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X64Y147        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.824 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.824    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[2]
    SLICE_X64Y147        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.814     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y147        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.043     0.690    
    SLICE_X64Y147        FDRE (Hold_fdre_C_D)         0.071     0.761    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.177ns (43.294%)  route 0.232ns (56.706%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.428ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.544     0.428    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X61Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.100     0.528 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.232     0.760    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[2]
    SLICE_X64Y147        LUT3 (Prop_lut3_I0_O)        0.028     0.788 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.788    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[3]
    SLICE_X64Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.837 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.837    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X64Y147        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.814     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y147        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.043     0.690    
    SLICE_X64Y147        FDRE (Hold_fdre_C_D)         0.071     0.761    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.237ns (56.727%)  route 0.181ns (43.273%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.427ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.543     0.427    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X63Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.091     0.518 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.181     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[8]
    SLICE_X64Y149        LUT3 (Prop_lut3_I1_O)        0.064     0.763 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.763    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[8]
    SLICE_X64Y149        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.845 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.845    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X64Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.814     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.043     0.690    
    SLICE_X64Y149        FDRE (Hold_fdre_C_D)         0.071     0.761    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.195ns (46.521%)  route 0.224ns (53.479%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.428ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.544     0.428    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y152        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y152        FDRE (Prop_fdre_C_Q)         0.118     0.546 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.224     0.770    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[32]
    SLICE_X59Y149        LUT3 (Prop_lut3_I2_O)        0.028     0.798 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.798    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[23]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.847 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.847    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[23]
    SLICE_X59Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.815     0.734    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X59Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.043     0.691    
    SLICE_X59Y149        FDRE (Hold_fdre_C_D)         0.071     0.762    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.193%)  route 0.111ns (36.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.631     0.515    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X43Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.100     0.615 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/Q
                         net (fo=2, routed)           0.111     0.725    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[27]
    SLICE_X41Y150        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.815 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.815    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[29]
    SLICE_X41Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.780     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism             -0.043     0.656    
    SLICE_X41Y150        FDRE (Hold_fdre_C_D)         0.071     0.727    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.038%)  route 0.148ns (61.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.595     0.479    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X64Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149        FDRE (Prop_fdre_C_Q)         0.091     0.570 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.148     0.718    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[10]
    SLICE_X64Y151        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.742     0.661    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X64Y151        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.043     0.618    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.011     0.629    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.174ns (38.922%)  route 0.273ns (61.078%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.542     0.426    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X67Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150        FDRE (Prop_fdre_C_Q)         0.100     0.526 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.273     0.799    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[2]
    SLICE_X70Y149        LUT3 (Prop_lut3_I0_O)        0.028     0.827 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.827    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[3]
    SLICE_X70Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.873 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.873    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X70Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.813     0.732    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X70Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.043     0.689    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.092     0.781    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.175ns (39.132%)  route 0.272ns (60.868%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.542     0.426    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X67Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150        FDRE (Prop_fdre_C_Q)         0.100     0.526 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.272     0.798    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[1]
    SLICE_X70Y149        LUT3 (Prop_lut3_I0_O)        0.028     0.826 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.826    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X70Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.873 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.873    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[2]
    SLICE_X70Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.813     0.732    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X70Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.043     0.689    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.092     0.781    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.175ns (39.037%)  route 0.273ns (60.963%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.541     0.425    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X73Y150        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDRE (Prop_fdre_C_Q)         0.100     0.525 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.273     0.798    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[4]
    SLICE_X74Y149        LUT3 (Prop_lut3_I0_O)        0.028     0.826 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.826    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X74Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.873 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.873    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X74Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.812     0.731    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X74Y149        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.043     0.688    
    SLICE_X74Y149        FDRE (Hold_fdre_C_D)         0.092     0.780    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[127][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X58Y147    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X58Y146    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X58Y148    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X58Y148    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X58Y148    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X58Y148    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X59Y144    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X54Y132    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X58Y130    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 1.184ns (14.678%)  route 6.883ns (85.322%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.193     1.870    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.913 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.462     3.374    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.417 r  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.604     4.021    vga/U12/number0[4]
    SLICE_X53Y105        LUT6 (Prop_lut6_I1_O)        0.043     4.064 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.635     4.699    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I2_O)        0.043     4.742 f  vga/U12/ascii_code[6]_i_24/O
                         net (fo=7, routed)           0.640     5.381    vga/U12/ascii_code[6]_i_24_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I2_O)        0.043     5.424 f  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.448     5.873    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I1_O)        0.043     5.916 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     5.916    vga/U12_n_95
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X46Y131        FDRE (Setup_fdre_C_D)        0.064     7.436    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 1.422ns (17.649%)  route 6.635ns (82.351%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.193     1.870    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.913 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.462     3.374    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.420 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.671     4.091    vga/data_buf_reg_0_3_6_11_n_5
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.132     4.223 r  vga/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.223    vga/U12/h_count_reg[4]_76
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.108     4.331 r  vga/U12/ascii_code_reg[6]_i_22/O
                         net (fo=7, routed)           1.001     5.332    vga/U12/ascii_code_reg[6]_i_22_n_0
    SLICE_X48Y126        LUT6 (Prop_lut6_I0_O)        0.124     5.456 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.407     5.863    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I2_O)        0.043     5.906 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     5.906    vga/U12_n_98
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X46Y130        FDRE (Setup_fdre_C_D)        0.066     7.438    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.438    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 1.422ns (17.663%)  route 6.629ns (82.337%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.193     1.870    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.913 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.462     3.374    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.420 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.671     4.091    vga/data_buf_reg_0_3_6_11_n_5
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.132     4.223 r  vga/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.223    vga/U12/h_count_reg[4]_76
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.108     4.331 r  vga/U12/ascii_code_reg[6]_i_22/O
                         net (fo=7, routed)           1.031     5.363    vga/U12/ascii_code_reg[6]_i_22_n_0
    SLICE_X48Y126        LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.370     5.857    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I4_O)        0.043     5.900 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     5.900    vga/U12_n_93
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X46Y130        FDRE (Setup_fdre_C_D)        0.065     7.437    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 1.279ns (16.000%)  route 6.715ns (84.000%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.195     1.872    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=116, routed)         1.544     3.458    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X52Y101        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.505 r  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.502     4.007    vga/data_buf_reg_0_3_0_5_n_1
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.134     4.141 f  vga/ascii_code[2]_i_18/O
                         net (fo=1, routed)           0.706     4.848    vga/U12/h_count_reg[4]_78
    SLICE_X51Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.891 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=3, routed)           0.536     5.426    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.043     5.469 f  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.331     5.800    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.843 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     5.843    vga/U12_n_97
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.313     8.407    vga/CLK_OUT1
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.576    
                         clock uncertainty           -0.201     7.374    
    SLICE_X45Y130        FDRE (Setup_fdre_C_D)        0.034     7.408    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.408    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.279ns (15.977%)  route 6.726ns (84.023%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.195     1.872    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=116, routed)         1.544     3.458    vga/data_buf_reg_0_3_0_5/ADDRA1
    SLICE_X52Y101        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.505 r  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.502     4.007    vga/data_buf_reg_0_3_0_5_n_1
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.134     4.141 f  vga/ascii_code[2]_i_18/O
                         net (fo=1, routed)           0.706     4.848    vga/U12/h_count_reg[4]_78
    SLICE_X51Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.891 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=3, routed)           0.539     5.430    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.043     5.473 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.338     5.811    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I0_O)        0.043     5.854 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     5.854    vga/U12_n_96
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X46Y130        FDRE (Setup_fdre_C_D)        0.064     7.436    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 1.422ns (17.799%)  route 6.567ns (82.201%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.193     1.870    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.913 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.462     3.374    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.420 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.671     4.091    vga/data_buf_reg_0_3_6_11_n_5
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.132     4.223 r  vga/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.223    vga/U12/h_count_reg[4]_76
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.108     4.331 r  vga/U12/ascii_code_reg[6]_i_22/O
                         net (fo=7, routed)           0.919     5.250    vga/U12/ascii_code_reg[6]_i_22_n_0
    SLICE_X48Y126        LUT6 (Prop_lut6_I2_O)        0.124     5.374 f  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.421     5.795    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.043     5.838 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     5.838    vga/U12_n_94
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X46Y131        FDRE (Setup_fdre_C_D)        0.065     7.437    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 1.422ns (18.007%)  route 6.475ns (81.993%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 f  vga/U12/h_count_reg[1]/Q
                         net (fo=40, routed)          0.843    -1.086    vga/U12/h_count_reg_n_0_[1]
    SLICE_X38Y132        LUT5 (Prop_lut5_I1_O)        0.047    -1.039 r  vga/U12/char_index_in_page_carry__0_i_16/O
                         net (fo=24, routed)          0.543    -0.495    vga/U12/char_index_in_page_carry__0_i_16_n_0
    SLICE_X41Y131        LUT3 (Prop_lut3_I2_O)        0.142    -0.353 r  vga/U12/char_index_in_page_carry__0_i_14/O
                         net (fo=15, routed)          0.643     0.290    vga/U12/char_index_in_page_carry__0_i_14_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I3_O)        0.136     0.426 r  vga/U12/char_index_in_page_carry__0_i_2/O
                         net (fo=7, routed)           0.301     0.726    vga/U12_n_112
    SLICE_X41Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     0.941 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.340     1.282    vga/U12/h_count_reg[6]_1[1]
    SLICE_X43Y129        LUT5 (Prop_lut5_I3_O)        0.120     1.402 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.232     1.634    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.677 r  vga/U12/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=3, routed)           0.193     1.870    vga/U12/data_buf_reg_0_3_0_5_i_20_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.913 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.462     3.374    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.420 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.671     4.091    vga/data_buf_reg_0_3_6_11_n_5
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.132     4.223 f  vga/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.223    vga/U12/h_count_reg[4]_76
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.108     4.331 f  vga/U12/ascii_code_reg[6]_i_22/O
                         net (fo=7, routed)           0.969     5.301    vga/U12/ascii_code_reg[6]_i_22_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I2_O)        0.124     5.425 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.278     5.703    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I3_O)        0.043     5.746 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     5.746    vga/U12_n_92
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X46Y131        FDRE (Setup_fdre_C_D)        0.066     7.438    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.438    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.758ns (11.823%)  route 5.653ns (88.177%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.447    -2.147    vga/U12/CLK_OUT3
    SLICE_X42Y133        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDRE (Prop_fdre_C_Q)         0.259    -1.888 r  vga/U12/h_count_reg[4]/Q
                         net (fo=586, routed)         4.373     2.485    core/register/debug_addr[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.043     2.528 r  core/register/data_buf_reg_0_3_0_5_i_101/O
                         net (fo=1, routed)           0.000     2.528    core/register/data_buf_reg_0_3_0_5_i_101_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I1_O)      0.108     2.636 r  core/register/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.747     3.382    core/register/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I3_O)        0.124     3.506 r  core/register/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.000     3.506    core/register/debug_regs[1]
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.101     3.607 r  core/register/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.424     4.032    vga/U12/v_count_reg[5]_1[1]
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.123     4.155 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.109     4.264    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.201     7.323    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.183    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.750ns (11.814%)  route 5.599ns (88.186%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.447    -2.147    vga/U12/CLK_OUT3
    SLICE_X42Y133        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDRE (Prop_fdre_C_Q)         0.259    -1.888 r  vga/U12/h_count_reg[4]/Q
                         net (fo=586, routed)         4.121     2.233    core/register/debug_addr[1]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043     2.276 r  core/register/data_buf_reg_0_3_0_5_i_124/O
                         net (fo=1, routed)           0.000     2.276    core/register/data_buf_reg_0_3_0_5_i_124_n_0
    SLICE_X54Y98         MUXF7 (Prop_muxf7_I0_O)      0.101     2.377 r  core/register/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.709     3.086    core/register/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.123     3.209 r  core/register/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=1, routed)           0.000     3.209    core/register/debug_regs[3]
    SLICE_X52Y95         MUXF7 (Prop_muxf7_I0_O)      0.101     3.310 r  core/register/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.338     3.648    vga/U12/v_count_reg[5]_1[3]
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.123     3.771 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.430     4.201    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.201     7.323    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.188    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.633ns (10.099%)  route 5.635ns (89.901%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.447    -2.147    vga/U12/CLK_OUT3
    SLICE_X42Y133        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDRE (Prop_fdre_C_Q)         0.259    -1.888 r  vga/U12/h_count_reg[4]/Q
                         net (fo=586, routed)         4.229     2.341    core/register/debug_addr[1]
    SLICE_X46Y88         LUT6 (Prop_lut6_I2_O)        0.043     2.384 r  core/register/data_buf_reg_0_3_0_5_i_157/O
                         net (fo=1, routed)           0.000     2.384    core/register/data_buf_reg_0_3_0_5_i_157_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I1_O)      0.117     2.501 r  core/register/data_buf_reg_0_3_0_5_i_84/O
                         net (fo=1, routed)           0.000     2.501    core/register/data_buf_reg_0_3_0_5_i_84_n_0
    SLICE_X46Y88         MUXF8 (Prop_muxf8_I0_O)      0.046     2.547 r  core/register/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=1, routed)           0.736     3.283    vga/U12/v_count_reg[4]_44
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.125     3.408 r  vga/U12/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.373     3.781    vga/U12/debug_data[5]
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.043     3.824 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.297     4.121    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.201     7.323    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.176    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.156ns (20.519%)  route 0.604ns (79.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X39Y127        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/v_count_reg[9]/Q
                         net (fo=12, routed)          0.249    -0.223    vga/U12/PRow[9]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.028    -0.195 f  vga/U12/ascii_code[6]_i_3/O
                         net (fo=8, routed)           0.355     0.160    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I0_O)        0.028     0.188 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.188    vga/U12_n_98
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.837    -0.621    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X46Y130        FDRE (Hold_fdre_C_D)         0.087     0.006    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.156ns (20.211%)  route 0.616ns (79.789%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X39Y127        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/v_count_reg[9]/Q
                         net (fo=12, routed)          0.249    -0.223    vga/U12/PRow[9]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.028    -0.195 f  vga/U12/ascii_code[6]_i_3/O
                         net (fo=8, routed)           0.367     0.171    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I1_O)        0.028     0.199 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.199    vga/U12_n_93
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.837    -0.621    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X46Y130        FDRE (Hold_fdre_C_D)         0.087     0.006    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.156ns (20.965%)  route 0.588ns (79.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.618    -0.575    vga/U12/CLK_OUT3
    SLICE_X44Y126        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.475 r  vga/U12/v_count_reg[4]/Q
                         net (fo=31, routed)          0.278    -0.197    vga/U12/PRow[4]
    SLICE_X43Y126        LUT6 (Prop_lut6_I3_O)        0.028    -0.169 r  vga/U12/strdata[17]_i_4/O
                         net (fo=7, routed)           0.310     0.142    vga/U12/strdata[17]_i_4_n_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I1_O)        0.028     0.170 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.170    vga/U12_n_74
    SLICE_X47Y126        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.832    -0.626    vga/CLK_OUT1
    SLICE_X47Y126        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X47Y126        FDRE (Hold_fdre_C_D)         0.060    -0.026    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.156ns (20.820%)  route 0.593ns (79.180%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X39Y127        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.473 f  vga/U12/v_count_reg[9]/Q
                         net (fo=12, routed)          0.249    -0.223    vga/U12/PRow[9]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.028    -0.195 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=8, routed)           0.344     0.149    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.028     0.177 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.177    vga/U12_n_97
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.839    -0.619    vga/CLK_OUT1
    SLICE_X45Y130        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X45Y130        FDRE (Hold_fdre_C_D)         0.060    -0.019    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.156ns (19.446%)  route 0.646ns (80.554%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X39Y127        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.473 f  vga/U12/v_count_reg[9]/Q
                         net (fo=12, routed)          0.249    -0.223    vga/U12/PRow[9]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.028    -0.195 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=8, routed)           0.397     0.202    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I1_O)        0.028     0.230 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.230    vga/U12_n_92
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.620    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X46Y131        FDRE (Hold_fdre_C_D)         0.087     0.007    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.156ns (19.158%)  route 0.658ns (80.842%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X39Y127        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.473 f  vga/U12/v_count_reg[9]/Q
                         net (fo=12, routed)          0.249    -0.223    vga/U12/PRow[9]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.028    -0.195 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=8, routed)           0.409     0.214    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I5_O)        0.028     0.242 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.242    vga/U12_n_96
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.837    -0.621    vga/CLK_OUT1
    SLICE_X46Y130        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X46Y130        FDRE (Hold_fdre_C_D)         0.087     0.006    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.156ns (18.745%)  route 0.676ns (81.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X39Y127        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.473 f  vga/U12/v_count_reg[9]/Q
                         net (fo=12, routed)          0.249    -0.223    vga/U12/PRow[9]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.028    -0.195 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=8, routed)           0.427     0.232    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I0_O)        0.028     0.260 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    vga/U12_n_95
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.620    vga/CLK_OUT1
    SLICE_X46Y131        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X46Y131        FDRE (Hold_fdre_C_D)         0.087     0.007    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.174ns (21.569%)  route 0.633ns (78.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X42Y128        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  vga/U12/v_count_reg[5]/Q
                         net (fo=23, routed)          0.306    -0.148    vga/U12/PRow[5]
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.028    -0.120 r  vga/U12/strdata[2]_i_3/O
                         net (fo=2, routed)           0.327     0.206    vga/U12/strdata[2]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.234 r  vga/U12/strdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.234    vga/U12_n_76
    SLICE_X45Y128        FDRE                                         r  vga/strdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.837    -0.621    vga/CLK_OUT1
    SLICE_X45Y128        FDRE                                         r  vga/strdata_reg[2]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X45Y128        FDRE (Hold_fdre_C_D)         0.060    -0.021    vga/strdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.184ns (22.796%)  route 0.623ns (77.204%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.624    -0.569    vga/U12/CLK_OUT3
    SLICE_X44Y132        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  vga/U12/h_count_reg[5]/Q
                         net (fo=77, routed)          0.282    -0.187    vga/U12/h_count_reg_n_0_[5]
    SLICE_X38Y131        LUT6 (Prop_lut6_I4_O)        0.028    -0.159 r  vga/U12/char_index_in_page_carry__0_i_9/O
                         net (fo=61, routed)          0.221     0.062    vga/U12/char_index_in_page_carry__0_i_9_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I3_O)        0.028     0.090 r  vga/U12/flag_i_5/O
                         net (fo=1, routed)           0.120     0.211    vga/U12/flag_i_5_n_0
    SLICE_X43Y130        LUT5 (Prop_lut5_I3_O)        0.028     0.239 r  vga/U12/flag_i_1/O
                         net (fo=1, routed)           0.000     0.239    vga/U12_n_146
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.839    -0.619    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X43Y130        FDRE (Hold_fdre_C_D)         0.060    -0.019    vga/flag_reg
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.100ns (10.746%)  route 0.831ns (89.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.623    -0.570    vga/U12/CLK_OUT3
    SLICE_X45Y131        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  vga/U12/h_count_reg[0]/Q
                         net (fo=42, routed)          0.831     0.361    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.838    -0.621    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.282    
                         clock uncertainty            0.201    -0.081    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.102    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.024ns (15.768%)  route 5.470ns (84.232%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.811     3.570    core/register/rs2_addr_ctrl[1]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.043     3.613 r  core/register/rs2_data_reg[14]_i_11/O
                         net (fo=1, routed)           0.556     4.169    core/register/rs2_data_reg[14]_i_11_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.043     4.212 r  core/register/rs2_data_reg[14]_i_3/O
                         net (fo=1, routed)           0.000     4.212    core/register/rs2_data_reg[14]_i_3_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.108     4.320 r  core/register/rs2_data_reg_reg[14]_i_1/O
                         net (fo=6, routed)           0.496     4.817    core/mux_imm_ALU_RO_B/FUS_reg[2][20][10]
    SLICE_X50Y104        LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  core/mux_imm_ALU_RO_B/B[14]_i_1/O
                         net (fo=2, routed)           0.462     5.403    vga/U12/FUS_reg[1][5][9]
    SLICE_X48Y103        LUT6 (Prop_lut6_I3_O)        0.043     5.446 r  vga/U12/data_buf_reg_0_3_12_17_i_68/O
                         net (fo=1, routed)           0.000     5.446    vga/U12/data_buf_reg_0_3_12_17_i_68_n_0
    SLICE_X48Y103        MUXF7 (Prop_muxf7_I1_O)      0.108     5.554 r  vga/U12/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.477     6.031    vga/U12/data_buf_reg_0_3_12_17_i_26_n_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I3_O)        0.124     6.155 r  vga/U12/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.294     6.449    vga/U12/debug_data[14]
    SLICE_X54Y104        LUT5 (Prop_lut5_I4_O)        0.043     6.492 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.390     6.882    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.199    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.199    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.018ns (15.837%)  route 5.410ns (84.163%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.587     3.346    core/register/rs2_addr_ctrl[1]
    SLICE_X37Y103        LUT6 (Prop_lut6_I2_O)        0.043     3.389 r  core/register/rs2_data_reg[15]_i_8/O
                         net (fo=1, routed)           0.560     3.949    core/register/rs2_data_reg[15]_i_8_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I0_O)        0.043     3.992 r  core/register/rs2_data_reg[15]_i_3/O
                         net (fo=1, routed)           0.000     3.992    core/register/rs2_data_reg[15]_i_3_n_0
    SLICE_X38Y103        MUXF7 (Prop_muxf7_I1_O)      0.103     4.095 r  core/register/rs2_data_reg_reg[15]_i_1/O
                         net (fo=6, routed)           0.458     4.553    core/mux_imm_ALU_RO_B/FUS_reg[2][20][11]
    SLICE_X45Y113        LUT6 (Prop_lut6_I1_O)        0.123     4.676 r  core/mux_imm_ALU_RO_B/B[15]_i_1/O
                         net (fo=2, routed)           0.546     5.222    vga/U12/FUS_reg[1][5][10]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.043     5.265 r  vga/U12/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=1, routed)           0.000     5.265    vga/U12/data_buf_reg_0_3_12_17_i_59_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I1_O)      0.108     5.373 r  vga/U12/data_buf_reg_0_3_12_17_i_22/O
                         net (fo=1, routed)           0.548     5.922    vga/U12/data_buf_reg_0_3_12_17_i_22_n_0
    SLICE_X45Y103        LUT6 (Prop_lut6_I3_O)        0.124     6.046 r  vga/U12/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=1, routed)           0.446     6.492    vga/U12/debug_data[15]
    SLICE_X52Y103        LUT5 (Prop_lut5_I4_O)        0.043     6.535 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.281     6.816    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.175    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.016ns (15.867%)  route 5.387ns (84.133%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.893     3.652    core/register/rs2_addr_ctrl[1]
    SLICE_X41Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.695 r  core/register/rs2_data_reg[26]_i_4/O
                         net (fo=1, routed)           0.579     4.274    core/register/rs2_data_reg[26]_i_4_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I0_O)        0.043     4.317 r  core/register/rs2_data_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     4.317    core/register/rs2_data_reg[26]_i_2_n_0
    SLICE_X38Y108        MUXF7 (Prop_muxf7_I0_O)      0.101     4.418 r  core/register/rs2_data_reg_reg[26]_i_1/O
                         net (fo=7, routed)           0.572     4.990    core/mux_imm_ALU_RO_B/FUS_reg[2][20][21]
    SLICE_X48Y107        LUT6 (Prop_lut6_I1_O)        0.123     5.113 r  core/mux_imm_ALU_RO_B/data_buf_reg_0_3_24_29_i_122/O
                         net (fo=1, routed)           0.236     5.348    vga/U12/FUS_reg[1][5][20]
    SLICE_X48Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.391 r  vga/U12/data_buf_reg_0_3_24_29_i_61/O
                         net (fo=1, routed)           0.335     5.726    vga/U12/data_buf_reg_0_3_24_29_i_61_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.769 r  vga/U12/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.000     5.769    vga/U12/core/Test_signal[26]
    SLICE_X48Y107        MUXF7 (Prop_muxf7_I1_O)      0.108     5.877 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.413     6.290    vga/U12/debug_data[26]
    SLICE_X50Y105        LUT5 (Prop_lut5_I4_O)        0.124     6.414 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.378     6.792    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y105        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.199    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.199    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.024ns (15.984%)  route 5.382ns (84.016%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.863     3.622    core/register/rs2_addr_ctrl[1]
    SLICE_X38Y115        LUT6 (Prop_lut6_I2_O)        0.043     3.665 r  core/register/rs2_data_reg[18]_i_9/O
                         net (fo=1, routed)           0.776     4.441    core/register/rs2_data_reg[18]_i_9_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.043     4.484 r  core/register/rs2_data_reg[18]_i_3/O
                         net (fo=1, routed)           0.000     4.484    core/register/rs2_data_reg[18]_i_3_n_0
    SLICE_X37Y105        MUXF7 (Prop_muxf7_I1_O)      0.108     4.592 r  core/register/rs2_data_reg_reg[18]_i_1/O
                         net (fo=6, routed)           0.538     5.130    core/mux_imm_ALU_RO_B/FUS_reg[2][20][13]
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.124     5.254 r  core/mux_imm_ALU_RO_B/B[18]_i_1/O
                         net (fo=2, routed)           0.327     5.581    vga/U12/FUS_reg[1][5][12]
    SLICE_X49Y106        LUT6 (Prop_lut6_I3_O)        0.043     5.624 r  vga/U12/data_buf_reg_0_3_18_23_i_50/O
                         net (fo=1, routed)           0.000     5.624    vga/U12/data_buf_reg_0_3_18_23_i_50_n_0
    SLICE_X49Y106        MUXF7 (Prop_muxf7_I1_O)      0.108     5.732 r  vga/U12/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.234     5.965    vga/U12/data_buf_reg_0_3_18_23_i_18_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.089 r  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.236     6.325    vga/U12/debug_data[18]
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.043     6.368 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.426     6.795    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.261     8.355    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.834ns (13.143%)  route 5.512ns (86.857%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.658     3.417    core/register/rs2_addr_ctrl[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.043     3.460 r  core/register/rs2_data_reg[16]_i_5/O
                         net (fo=1, routed)           0.632     4.092    core/register/rs2_data_reg[16]_i_5_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.043     4.135 r  core/register/rs2_data_reg[16]_i_2/O
                         net (fo=2, routed)           0.000     4.135    core/register/B_reg_reg[16]
    SLICE_X39Y95         MUXF7 (Prop_muxf7_I0_O)      0.107     4.242 r  core/register/rs2_data_reg_reg[16]_i_1/O
                         net (fo=5, routed)           0.358     4.600    core/register/B_reg_reg[31][16]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.124     4.724 r  core/register/data_buf_reg_0_3_12_17_i_87/O
                         net (fo=1, routed)           0.544     5.268    core/ctrl/h_count_reg[4]_2
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.043     5.311 r  core/ctrl/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.559     5.870    vga/U12/h_count_reg[4]_79
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.043     5.913 r  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.403     6.316    vga/U12/debug_data[16]
    SLICE_X55Y102        LUT5 (Prop_lut5_I4_O)        0.043     6.359 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.375     6.734    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.198    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.017ns (16.324%)  route 5.213ns (83.676%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.639     3.399    core/register/rs2_addr_ctrl[1]
    SLICE_X45Y105        LUT6 (Prop_lut6_I2_O)        0.043     3.442 r  core/register/rs2_data_reg[25]_i_4/O
                         net (fo=1, routed)           0.586     4.027    core/register/rs2_data_reg[25]_i_4_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.043     4.070 r  core/register/rs2_data_reg[25]_i_2/O
                         net (fo=1, routed)           0.000     4.070    core/register/rs2_data_reg[25]_i_2_n_0
    SLICE_X47Y103        MUXF7 (Prop_muxf7_I0_O)      0.107     4.177 r  core/register/rs2_data_reg_reg[25]_i_1/O
                         net (fo=6, routed)           0.486     4.663    core/mux_imm_ALU_RO_B/FUS_reg[2][20][20]
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     4.787 r  core/mux_imm_ALU_RO_B/B[25]_i_1/O
                         net (fo=2, routed)           0.461     5.248    vga/U12/FUS_reg[1][5][19]
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.291 r  vga/U12/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.000     5.291    vga/U12/data_buf_reg_0_3_24_29_i_33_n_0
    SLICE_X50Y105        MUXF7 (Prop_muxf7_I1_O)      0.103     5.394 r  vga/U12/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=1, routed)           0.372     5.766    vga/U12/data_buf_reg_0_3_24_29_i_14_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I3_O)        0.123     5.889 r  vga/U12/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.285     6.174    vga/U12/debug_data[25]
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.043     6.217 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.401     6.618    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y105        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.170    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.014ns (15.598%)  route 5.487ns (84.402%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.393     0.150    core/mem/debug_clk
    SLICE_X69Y105        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.223     0.373 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     0.811    core/mem/add/rs1_data_reg_reg[31][1]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.043     0.854 r  core/mem/add/i___8_i_5/O
                         net (fo=1, routed)           0.000     0.854    core/mem/add/i___8_i_5_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.136 f  core/mem/add/i___8_i_1/O[2]
                         net (fo=706, routed)         0.387     1.523    core/mem/addr[2]
    SLICE_X66Y105        LUT2 (Prop_lut2_I1_O)        0.122     1.645 r  core/mem/i___64_i_1/O
                         net (fo=114, routed)         0.888     2.533    core/mem/ram/rs1_data_reg_reg[3]_27
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.043     2.576 f  core/mem/ram/Q[0]_i_28/O
                         net (fo=1, routed)           0.438     3.015    core/mem/ram/Q[0]_i_28_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I2_O)        0.043     3.058 r  core/mem/ram/Q[0]_i_8/O
                         net (fo=1, routed)           0.720     3.778    core/mem/ram/Q[0]_i_8_n_0
    SLICE_X63Y103        LUT6 (Prop_lut6_I5_O)        0.043     3.821 f  core/mem/ram/Q[0]_i_2/O
                         net (fo=1, routed)           0.518     4.339    core/mem/ram/Q[0]_i_2_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.043     4.382 r  core/mem/ram/Q[0]_i_1/O
                         net (fo=2, routed)           0.505     4.887    core/mem/ram/D[0]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.043     4.930 r  core/mem/ram/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.383     5.313    core/ctrl/h_count_reg[4]_5
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.043     5.356 r  core/ctrl/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.328     5.684    core/ctrl/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.043     5.727 r  core/ctrl/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.410     6.138    vga/U12/v_count_reg[5]_1[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.181 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.471     6.651    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.214    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.017ns (16.351%)  route 5.203ns (83.649%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.932     3.691    core/register/rs2_addr_ctrl[1]
    SLICE_X41Y114        LUT6 (Prop_lut6_I2_O)        0.043     3.734 r  core/register/rs2_data_reg[24]_i_4/O
                         net (fo=1, routed)           0.451     4.185    core/register/rs2_data_reg[24]_i_4_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I0_O)        0.043     4.228 r  core/register/rs2_data_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     4.228    core/register/rs2_data_reg[24]_i_2_n_0
    SLICE_X43Y113        MUXF7 (Prop_muxf7_I0_O)      0.107     4.335 r  core/register/rs2_data_reg_reg[24]_i_1/O
                         net (fo=6, routed)           0.489     4.824    core/mux_imm_ALU_RO_B/FUS_reg[2][20][19]
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.124     4.948 r  core/mux_imm_ALU_RO_B/B[24]_i_1/O
                         net (fo=2, routed)           0.374     5.322    vga/U12/FUS_reg[1][5][18]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.043     5.365 r  vga/U12/data_buf_reg_0_3_24_29_i_42/O
                         net (fo=1, routed)           0.000     5.365    vga/U12/data_buf_reg_0_3_24_29_i_42_n_0
    SLICE_X50Y106        MUXF7 (Prop_muxf7_I1_O)      0.103     5.468 r  vga/U12/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.391     5.859    vga/U12/data_buf_reg_0_3_24_29_i_18_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.123     5.982 r  vga/U12/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.275     6.257    vga/U12/debug_data[24]
    SLICE_X50Y105        LUT5 (Prop_lut5_I4_O)        0.043     6.300 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.308     6.608    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.262     8.356    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y105        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.214    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 1.018ns (16.678%)  route 5.086ns (83.322%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.912     3.671    core/register/rs2_addr_ctrl[1]
    SLICE_X36Y114        LUT6 (Prop_lut6_I2_O)        0.043     3.714 r  core/register/rs2_data_reg[23]_i_10/O
                         net (fo=1, routed)           0.505     4.219    core/register/rs2_data_reg[23]_i_10_n_0
    SLICE_X38Y111        LUT6 (Prop_lut6_I3_O)        0.043     4.262 r  core/register/rs2_data_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     4.262    core/register/rs2_data_reg[23]_i_3_n_0
    SLICE_X38Y111        MUXF7 (Prop_muxf7_I1_O)      0.103     4.365 r  core/register/rs2_data_reg_reg[23]_i_1/O
                         net (fo=6, routed)           0.453     4.818    core/mux_imm_ALU_RO_B/FUS_reg[2][20][18]
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.123     4.941 r  core/mux_imm_ALU_RO_B/B[23]_i_1/O
                         net (fo=2, routed)           0.327     5.268    vga/U12/FUS_reg[1][5][17]
    SLICE_X49Y108        LUT6 (Prop_lut6_I3_O)        0.043     5.311 r  vga/U12/data_buf_reg_0_3_18_23_i_78/O
                         net (fo=1, routed)           0.000     5.311    vga/U12/data_buf_reg_0_3_18_23_i_78_n_0
    SLICE_X49Y108        MUXF7 (Prop_muxf7_I1_O)      0.108     5.419 r  vga/U12/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.237     5.656    vga/U12/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I3_O)        0.124     5.780 r  vga/U12/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.374     6.154    vga/U12/debug_data[23]
    SLICE_X51Y106        LUT5 (Prop_lut5_I4_O)        0.043     6.197 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.295     6.492    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.261     8.355    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.162    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.018ns (16.621%)  route 5.107ns (83.379%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.631     0.388    core/ctrl/debug_clk
    SLICE_X38Y95         FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.259     0.647 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=18, routed)          0.789     1.437    core/ctrl/p_0_in27_in
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.480 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=8, routed)           0.535     2.014    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.659     2.716    core/ctrl/A_reg_reg[0]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.043     2.759 r  core/ctrl/rs2_data_reg[31]_i_15/O
                         net (fo=257, routed)         0.841     3.601    core/register/rs2_addr_ctrl[1]
    SLICE_X39Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.644 r  core/register/rs2_data_reg[20]_i_9/O
                         net (fo=1, routed)           0.546     4.189    core/register/rs2_data_reg[20]_i_9_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I1_O)        0.043     4.232 r  core/register/rs2_data_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     4.232    core/register/rs2_data_reg[20]_i_3_n_0
    SLICE_X42Y112        MUXF7 (Prop_muxf7_I1_O)      0.103     4.335 r  core/register/rs2_data_reg_reg[20]_i_1/O
                         net (fo=6, routed)           0.384     4.719    core/mux_imm_ALU_RO_B/FUS_reg[2][20][15]
    SLICE_X48Y110        LUT6 (Prop_lut6_I1_O)        0.123     4.842 r  core/mux_imm_ALU_RO_B/B[20]_i_1/O
                         net (fo=2, routed)           0.254     5.096    vga/U12/FUS_reg[1][5][14]
    SLICE_X48Y110        LUT6 (Prop_lut6_I3_O)        0.043     5.139 r  vga/U12/data_buf_reg_0_3_18_23_i_69/O
                         net (fo=1, routed)           0.000     5.139    vga/U12/data_buf_reg_0_3_18_23_i_69_n_0
    SLICE_X48Y110        MUXF7 (Prop_muxf7_I1_O)      0.108     5.247 r  vga/U12/data_buf_reg_0_3_18_23_i_26/O
                         net (fo=1, routed)           0.581     5.828    vga/U12/data_buf_reg_0_3_18_23_i_26_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     5.952 r  vga/U12/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.232     6.184    vga/U12/debug_data[20]
    SLICE_X51Y106        LUT5 (Prop_lut5_I4_O)        0.043     6.227 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.286     6.513    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.261     8.355    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.198    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  0.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.212ns (25.103%)  route 0.633ns (74.897%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.594     0.478    core/reg_WB_ALU/debug_clk
    SLICE_X53Y111        FDCE                                         r  core/reg_WB_ALU/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.100     0.578 r  core/reg_WB_ALU/Q_reg[31]/Q
                         net (fo=2, routed)           0.209     0.787    core/ctrl/Q_reg[31]_0[31]
    SLICE_X53Y108        LUT6 (Prop_lut6_I2_O)        0.028     0.815 r  core/ctrl/data_buf_reg_0_3_30_31_i_13/O
                         net (fo=1, routed)           0.091     0.907    vga/U12/h_count_reg[3]_29
    SLICE_X53Y109        LUT6 (Prop_lut6_I1_O)        0.028     0.935 r  vga/U12/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.075     1.009    vga/U12/data_buf_reg_0_3_30_31_i_5_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.028     1.037 r  vga/U12/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.148     1.186    vga/U12/debug_data[31]
    SLICE_X54Y107        LUT5 (Prop_lut5_I4_O)        0.028     1.214 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.109     1.322    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X52Y107        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.814    -0.644    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y107        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X52Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.017    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 core/register/register_reg[5][10]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.867ns  (logic 0.301ns (34.706%)  route 0.566ns (65.294%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 49.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.480ns = ( 50.480 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.596    50.480    core/register/debug_clk
    SLICE_X59Y101        FDCE                                         r  core/register/register_reg[5][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.107    50.587 r  core/register/register_reg[5][10]/Q
                         net (fo=3, routed)           0.070    50.657    core/register/register_reg_n_0_[5][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.028    50.685 r  core/register/data_buf_reg_0_3_6_11_i_149/O
                         net (fo=1, routed)           0.000    50.685    core/register/data_buf_reg_0_3_6_11_i_149_n_0
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I1_O)      0.054    50.739 r  core/register/data_buf_reg_0_3_6_11_i_80/O
                         net (fo=1, routed)           0.000    50.739    core/register/data_buf_reg_0_3_6_11_i_80_n_0
    SLICE_X58Y101        MUXF8 (Prop_muxf8_I0_O)      0.017    50.756 r  core/register/data_buf_reg_0_3_6_11_i_30/O
                         net (fo=1, routed)           0.219    50.974    vga/U12/v_count_reg[4]_42
    SLICE_X56Y103        LUT6 (Prop_lut6_I5_O)        0.067    51.041 r  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.133    51.174    vga/U12/debug_data[10]
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.028    51.202 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.145    51.347    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.816    49.358    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    49.696    
                         clock uncertainty            0.215    49.911    
    SLICE_X52Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    50.040    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                        -50.040    
                         arrival time                          51.347    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 core/register/register_reg[11][29]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.858ns  (logic 0.364ns (42.404%)  route 0.494ns (57.596%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 49.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.511ns = ( 50.511 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.627    50.511    core/register/debug_clk
    SLICE_X48Y107        FDCE                                         r  core/register/register_reg[11][29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDCE (Prop_fdce_C_Q)         0.107    50.618 r  core/register/register_reg[11][29]/Q
                         net (fo=3, routed)           0.061    50.679    core/register/register_reg_n_0_[11][29]
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.028    50.707 r  core/register/data_buf_reg_0_3_24_29_i_129/O
                         net (fo=1, routed)           0.000    50.707    core/register/data_buf_reg_0_3_24_29_i_129_n_0
    SLICE_X49Y107        MUXF7 (Prop_muxf7_I0_O)      0.050    50.757 r  core/register/data_buf_reg_0_3_24_29_i_65/O
                         net (fo=1, routed)           0.224    50.981    core/register/data_buf_reg_0_3_24_29_i_65_n_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I3_O)        0.068    51.049 r  core/register/data_buf_reg_0_3_24_29_i_25/O
                         net (fo=1, routed)           0.000    51.049    vga/U12/v_count_reg[5]_0[6]
    SLICE_X50Y104        MUXF7 (Prop_muxf7_I0_O)      0.043    51.092 r  vga/U12/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=1, routed)           0.103    51.196    vga/U12/debug_data[29]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.068    51.264 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.106    51.369    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.815    49.357    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    49.695    
                         clock uncertainty            0.215    49.910    
    SLICE_X52Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    50.016    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -50.016    
                         arrival time                          51.369    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 core/register/register_reg[2][25]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.873ns  (logic 0.309ns (35.379%)  route 0.564ns (64.621%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 49.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 50.514 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.630    50.514    core/register/debug_clk
    SLICE_X45Y105        FDCE                                         r  core/register/register_reg[2][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDCE (Prop_fdce_C_Q)         0.107    50.621 r  core/register/register_reg[2][25]/Q
                         net (fo=3, routed)           0.074    50.694    core/register/register_reg_n_0_[2][25]
    SLICE_X44Y105        LUT5 (Prop_lut5_I1_O)        0.028    50.722 r  core/register/data_buf_reg_0_3_24_29_i_85/O
                         net (fo=1, routed)           0.000    50.722    core/register/data_buf_reg_0_3_24_29_i_85_n_0
    SLICE_X44Y105        MUXF7 (Prop_muxf7_I0_O)      0.059    50.781 r  core/register/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.000    50.781    core/register/data_buf_reg_0_3_24_29_i_36_n_0
    SLICE_X44Y105        MUXF8 (Prop_muxf8_I0_O)      0.017    50.798 r  core/register/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.126    50.924    vga/U12/v_count_reg[4]_28
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.070    50.994 r  vga/U12/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.167    51.161    vga/U12/debug_data[25]
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.028    51.189 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.198    51.387    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.815    49.357    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    49.695    
                         clock uncertainty            0.215    49.910    
    SLICE_X52Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.018    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.018    
                         arrival time                          51.387    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.212ns (22.667%)  route 0.723ns (77.333%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.591     0.475    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X59Y114        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDRE (Prop_fdre_C_Q)         0.100     0.575 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/Q
                         net (fo=2, routed)           0.308     0.883    core/du/bbstub_P[31][11]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.028     0.911 r  core/du/data_buf_reg_0_3_6_11_i_66/O
                         net (fo=1, routed)           0.132     1.042    vga/U12/h_count_reg[4]_43
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.028     1.070 r  vga/U12/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.089     1.159    vga/U12/data_buf_reg_0_3_6_11_i_23_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.028     1.187 r  vga/U12/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.051     1.238    vga/U12/debug_data[11]
    SLICE_X55Y102        LUT5 (Prop_lut5_I4_O)        0.028     1.266 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.144     1.410    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.816    -0.642    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X52Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.017    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 core/reg_WB_mem/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.240ns (24.587%)  route 0.736ns (75.413%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.595     0.479    core/reg_WB_mem/debug_clk
    SLICE_X57Y104        FDCE                                         r  core/reg_WB_mem/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDCE (Prop_fdce_C_Q)         0.100     0.579 r  core/reg_WB_mem/Q_reg[12]/Q
                         net (fo=1, routed)           0.124     0.703    core/ctrl/Q_reg[31]_3[12]
    SLICE_X56Y105        LUT6 (Prop_lut6_I3_O)        0.028     0.731 r  core/ctrl/register[1][12]_i_2/O
                         net (fo=2, routed)           0.096     0.826    core/ctrl/register[1][12]_i_2_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I5_O)        0.028     0.854 r  core/ctrl/data_buf_reg_0_3_12_17_i_46/O
                         net (fo=1, routed)           0.076     0.930    vga/U12/h_count_reg[3]_15
    SLICE_X55Y105        LUT6 (Prop_lut6_I1_O)        0.028     0.958 r  vga/U12/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.147     1.105    vga/U12/data_buf_reg_0_3_12_17_i_17_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.028     1.133 r  vga/U12/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.185     1.318    vga/U12/debug_data[12]
    SLICE_X54Y103        LUT5 (Prop_lut5_I4_O)        0.028     1.346 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.109     1.455    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.815    -0.643    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X52Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.041    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 core/register/register_reg[10][22]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.955ns  (logic 0.290ns (30.368%)  route 0.665ns (69.632%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 49.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.513ns = ( 50.513 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.629    50.513    core/register/debug_clk
    SLICE_X43Y108        FDCE                                         r  core/register/register_reg[10][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDCE (Prop_fdce_C_Q)         0.107    50.620 r  core/register/register_reg[10][22]/Q
                         net (fo=3, routed)           0.152    50.772    core/register/register_reg_n_0_[10][22]
    SLICE_X42Y105        LUT6 (Prop_lut6_I1_O)        0.028    50.800 r  core/register/data_buf_reg_0_3_18_23_i_150/O
                         net (fo=1, routed)           0.000    50.800    core/register/data_buf_reg_0_3_18_23_i_150_n_0
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.043    50.843 r  core/register/data_buf_reg_0_3_18_23_i_91/O
                         net (fo=1, routed)           0.000    50.843    core/register/data_buf_reg_0_3_18_23_i_91_n_0
    SLICE_X42Y105        MUXF8 (Prop_muxf8_I1_O)      0.017    50.860 r  core/register/data_buf_reg_0_3_18_23_i_36/O
                         net (fo=1, routed)           0.331    51.192    vga/U12/v_count_reg[4]_16
    SLICE_X53Y107        LUT6 (Prop_lut6_I5_O)        0.067    51.259 r  vga/U12/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.128    51.387    vga/U12/debug_data[22]
    SLICE_X53Y106        LUT5 (Prop_lut5_I4_O)        0.028    51.415 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.053    51.468    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.815    49.357    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    49.695    
                         clock uncertainty            0.215    49.910    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    50.039    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                          51.468    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 core/register/register_reg[10][18]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.965ns  (logic 0.300ns (31.101%)  route 0.665ns (68.899%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 49.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.515ns = ( 50.515 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.631    50.515    core/register/debug_clk
    SLICE_X41Y105        FDCE                                         r  core/register/register_reg[10][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.107    50.622 r  core/register/register_reg[10][18]/Q
                         net (fo=3, routed)           0.138    50.759    core/register/register_reg_n_0_[10][18]
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.028    50.787 r  core/register/data_buf_reg_0_3_18_23_i_110/O
                         net (fo=1, routed)           0.000    50.787    core/register/data_buf_reg_0_3_18_23_i_110_n_0
    SLICE_X40Y106        MUXF7 (Prop_muxf7_I0_O)      0.050    50.837 r  core/register/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.000    50.837    core/register/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X40Y106        MUXF8 (Prop_muxf8_I1_O)      0.017    50.854 r  core/register/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=1, routed)           0.175    51.029    vga/U12/v_count_reg[4]_34
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.070    51.099 r  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.115    51.214    vga/U12/debug_data[18]
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.028    51.242 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.237    51.479    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.815    49.357    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    49.695    
                         clock uncertainty            0.215    49.910    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.041    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                        -50.041    
                         arrival time                          51.479    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 core/register/register_reg[22][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.992ns  (logic 0.357ns (35.980%)  route 0.635ns (64.020%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 49.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.481ns = ( 50.481 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.597    50.481    core/register/debug_clk
    SLICE_X53Y100        FDCE                                         r  core/register/register_reg[22][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.107    50.588 r  core/register/register_reg[22][9]/Q
                         net (fo=3, routed)           0.100    50.687    core/register/register_reg_n_0_[22][9]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.028    50.715 r  core/register/data_buf_reg_0_3_6_11_i_109/O
                         net (fo=1, routed)           0.000    50.715    core/register/data_buf_reg_0_3_6_11_i_109_n_0
    SLICE_X52Y100        MUXF7 (Prop_muxf7_I1_O)      0.043    50.758 r  core/register/data_buf_reg_0_3_6_11_i_49/O
                         net (fo=1, routed)           0.218    50.977    core/register/data_buf_reg_0_3_6_11_i_49_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.068    51.045 r  core/register/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.000    51.045    vga/U12/v_count_reg[5]_0[2]
    SLICE_X54Y99         MUXF7 (Prop_muxf7_I0_O)      0.043    51.088 r  vga/U12/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.122    51.209    vga/U12/debug_data[9]
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.068    51.277 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.196    51.473    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.816    49.358    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y102        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.696    
                         clock uncertainty            0.215    49.911    
    SLICE_X52Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.026    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.026    
                         arrival time                          51.473    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.212ns (21.385%)  route 0.779ns (78.615%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.591     0.475    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X59Y115        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.100     0.575 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/Q
                         net (fo=2, routed)           0.314     0.888    core/du/bbstub_P[31][13]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.028     0.916 r  core/du/data_buf_reg_0_3_12_17_i_39/O
                         net (fo=1, routed)           0.152     1.068    vga/U12/h_count_reg[4]_45
    SLICE_X55Y104        LUT6 (Prop_lut6_I5_O)        0.028     1.096 r  vga/U12/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.049     1.145    vga/U12/data_buf_reg_0_3_12_17_i_13_n_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I2_O)        0.028     1.173 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.115     1.288    vga/U12/debug_data[13]
    SLICE_X55Y104        LUT5 (Prop_lut5_I4_O)        0.028     1.316 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.150     1.466    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.815    -0.643    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X52Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.018    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.448    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.442ns  (logic 1.851ns (41.669%)  route 2.591ns (58.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.976    31.597    vga/U12/DO[0]
    SLICE_X14Y102        LUT4 (Prop_lut4_I3_O)        0.051    31.648 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.615    32.263    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.117    37.505    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                         -32.263    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.332ns  (logic 1.851ns (42.730%)  route 2.481ns (57.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.976    31.597    vga/U12/DO[0]
    SLICE_X14Y102        LUT4 (Prop_lut4_I3_O)        0.051    31.648 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.504    32.152    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.126    37.496    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.496    
                         arrival time                         -32.152    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.215ns  (logic 1.847ns (43.823%)  route 2.368ns (56.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.783    31.404    vga/FONT_8X16/DO[0]
    SLICE_X14Y102        LUT3 (Prop_lut3_I1_O)        0.047    31.451 r  vga/FONT_8X16/G[1]_i_1/O
                         net (fo=2, routed)           0.584    32.035    vga/U12/flag_reg_0[0]
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.110    37.512    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.512    
                         arrival time                         -32.035    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.040ns  (logic 1.843ns (45.624%)  route 2.197ns (54.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.976    31.597    vga/U12/DO[0]
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.043    31.640 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.220    31.860    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.336    38.430    vga/U12/CLK_OUT3
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.599    
                         clock uncertainty           -0.201    37.397    
    SLICE_X14Y102        FDRE (Setup_fdre_C_D)       -0.002    37.395    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.395    
                         arrival time                         -31.860    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.128ns  (logic 1.847ns (44.746%)  route 2.281ns (55.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.783    31.404    vga/FONT_8X16/DO[0]
    SLICE_X14Y102        LUT3 (Prop_lut3_I1_O)        0.047    31.451 r  vga/FONT_8X16/G[1]_i_1/O
                         net (fo=2, routed)           0.497    31.948    vga/U12/flag_reg_0[0]
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.110    37.512    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.512    
                         arrival time                         -31.948    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.206ns  (logic 1.843ns (43.817%)  route 2.363ns (56.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.783    31.404    vga/FONT_8X16/DO[0]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.043    31.447 r  vga/FONT_8X16/R[3]_i_1/O
                         net (fo=2, routed)           0.580    32.027    vga/U12/ascii_code_reg[6]_8[0]
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.019    37.603    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                         -32.027    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.205ns  (logic 1.843ns (43.832%)  route 2.362ns (56.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.783    31.404    vga/FONT_8X16/DO[0]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.043    31.447 r  vga/FONT_8X16/R[3]_i_1/O
                         net (fo=2, routed)           0.578    32.025    vga/U12/ascii_code_reg[6]_8[0]
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.019    37.603    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                         -32.025    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.133ns  (logic 1.843ns (44.596%)  route 2.290ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.615    31.236    vga/U12/DO[0]
    SLICE_X14Y102        LUT4 (Prop_lut4_I2_O)        0.043    31.279 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.674    31.953    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.031    37.592    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -31.953    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.130ns  (logic 1.843ns (44.629%)  route 2.287ns (55.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.615    31.236    vga/U12/DO[0]
    SLICE_X14Y102        LUT4 (Prop_lut4_I2_O)        0.043    31.279 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.671    31.950    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.022    37.601    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.601    
                         arrival time                         -31.950    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.593ns  (logic 1.843ns (51.289%)  route 1.750ns (48.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 27.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.415    27.820    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.620 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.750    31.371    vga/U12/DO[0]
    SLICE_X14Y102        LUT4 (Prop_lut4_I3_O)        0.043    31.414 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000    31.414    vga/U12/B[3]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.336    38.430    vga/U12/CLK_OUT3
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.599    
                         clock uncertainty           -0.201    37.397    
    SLICE_X14Y102        FDRE (Setup_fdre_C_D)        0.066    37.463    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.463    
                         arrival time                         -31.414    
  -------------------------------------------------------------------
                         slack                                  6.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.128ns (12.793%)  route 0.873ns (87.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.873     0.402    vga/U12/flag
    SLICE_X14Y102        LUT4 (Prop_lut4_I0_O)        0.028     0.430 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.430    vga/U12/B[3]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.864    -0.594    vga/U12/CLK_OUT3
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.256    
                         clock uncertainty            0.201    -0.054    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.087     0.033    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.128ns (10.511%)  route 1.090ns (89.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.984     0.513    vga/U12/flag
    SLICE_X14Y102        LUT5 (Prop_lut5_I2_O)        0.028     0.541 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.106     0.647    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.864    -0.594    vga/U12/CLK_OUT3
    SLICE_X14Y102        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.256    
                         clock uncertainty            0.201    -0.054    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.037    -0.017    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.128ns (8.958%)  route 1.301ns (91.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.925     0.454    vga/U12/flag
    SLICE_X14Y102        LUT4 (Prop_lut4_I3_O)        0.028     0.482 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.376     0.858    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    vga/U12/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.201     0.051    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.040     0.091    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.128ns (8.952%)  route 1.302ns (91.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.925     0.454    vga/U12/flag
    SLICE_X14Y102        LUT4 (Prop_lut4_I3_O)        0.028     0.482 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.377     0.859    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    vga/U12/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.201     0.051    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.038     0.089    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.126ns (9.013%)  route 1.272ns (90.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.987     0.516    vga/FONT_8X16/flag
    SLICE_X14Y102        LUT3 (Prop_lut3_I0_O)        0.026     0.542 r  vga/FONT_8X16/G[1]_i_1/O
                         net (fo=2, routed)           0.285     0.827    vga/U12/flag_reg_0[0]
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.003     0.053    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.129ns (9.155%)  route 1.280ns (90.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.984     0.513    vga/U12/flag
    SLICE_X14Y102        LUT4 (Prop_lut4_I2_O)        0.029     0.542 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.296     0.838    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)        -0.005     0.045    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.126ns (8.739%)  route 1.316ns (91.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.987     0.516    vga/FONT_8X16/flag
    SLICE_X14Y102        LUT3 (Prop_lut3_I0_O)        0.026     0.542 r  vga/FONT_8X16/G[1]_i_1/O
                         net (fo=2, routed)           0.329     0.871    vga/U12/flag_reg_0[0]
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.001     0.051    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.129ns (8.827%)  route 1.332ns (91.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X43Y130        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.471 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.984     0.513    vga/U12/flag
    SLICE_X14Y102        LUT4 (Prop_lut4_I2_O)        0.029     0.542 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.349     0.891    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X5Y98          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)        -0.003     0.047    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.585ns (33.406%)  route 1.166ns (66.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.621    -0.572    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.013 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.166     1.179    vga/U12/DO[0]
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.038     0.088    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.585ns (33.348%)  route 1.169ns (66.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.621    -0.572    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.013 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.169     1.182    vga/U12/DO[0]
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.040     0.090    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.092    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.941ns  (logic 0.266ns (3.350%)  route 7.675ns (96.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 118.579 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        6.834   105.103    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.043   105.146 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.840   105.986    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485   118.579    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.748    
                         clock uncertainty           -0.215   117.533    
    SLICE_X41Y81         FDSE (Setup_fdse_C_S)       -0.304   117.229    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.229    
                         arrival time                        -105.986    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.941ns  (logic 0.266ns (3.350%)  route 7.675ns (96.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 118.579 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        6.834   105.103    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.043   105.146 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.840   105.986    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485   118.579    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.748    
                         clock uncertainty           -0.215   117.533    
    SLICE_X41Y81         FDSE (Setup_fdse_C_S)       -0.304   117.229    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.229    
                         arrival time                        -105.986    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.941ns  (logic 0.266ns (3.350%)  route 7.675ns (96.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 118.579 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        6.834   105.103    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.043   105.146 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.840   105.986    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485   118.579    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.748    
                         clock uncertainty           -0.215   117.533    
    SLICE_X41Y81         FDSE (Setup_fdse_C_S)       -0.304   117.229    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.229    
                         arrival time                        -105.986    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.941ns  (logic 0.266ns (3.350%)  route 7.675ns (96.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 118.579 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        6.834   105.103    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.043   105.146 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.840   105.986    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485   118.579    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.748    
                         clock uncertainty           -0.215   117.533    
    SLICE_X41Y81         FDSE (Setup_fdse_C_S)       -0.304   117.229    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.229    
                         arrival time                        -105.986    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.864ns  (logic 0.266ns (3.382%)  route 7.598ns (96.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        7.170   105.439    DISPLAY/P2S_LED/rst_all
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.043   105.482 r  DISPLAY/P2S_LED/buff[15]_i_1__0/O
                         net (fo=19, routed)          0.428   105.910    DISPLAY/P2S_LED/buff[15]_i_1__0_n_0
    SLICE_X86Y80         SRL16E                                       r  DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.431   118.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X86Y80         SRL16E                                       r  DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.694    
                         clock uncertainty           -0.215   117.479    
    SLICE_X86Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.203    DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -105.910    
  -------------------------------------------------------------------
                         slack                                 11.293    

Slack (MET) :             11.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.919ns  (logic 0.266ns (3.359%)  route 7.653ns (96.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        7.170   105.439    DISPLAY/P2S_LED/rst_all
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.043   105.482 r  DISPLAY/P2S_LED/buff[15]_i_1__0/O
                         net (fo=19, routed)          0.483   105.965    DISPLAY/P2S_LED/buff[15]_i_1__0_n_0
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.431   118.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.694    
                         clock uncertainty           -0.215   117.479    
    SLICE_X84Y80         FDRE (Setup_fdre_C_CE)      -0.201   117.278    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.278    
                         arrival time                        -105.965    
  -------------------------------------------------------------------
                         slack                                 11.314    

Slack (MET) :             11.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.919ns  (logic 0.266ns (3.359%)  route 7.653ns (96.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        7.170   105.439    DISPLAY/P2S_LED/rst_all
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.043   105.482 r  DISPLAY/P2S_LED/buff[15]_i_1__0/O
                         net (fo=19, routed)          0.483   105.965    DISPLAY/P2S_LED/buff[15]_i_1__0_n_0
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.431   118.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.694    
                         clock uncertainty           -0.215   117.479    
    SLICE_X84Y80         FDRE (Setup_fdre_C_CE)      -0.201   117.278    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.278    
                         arrival time                        -105.965    
  -------------------------------------------------------------------
                         slack                                 11.314    

Slack (MET) :             11.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.919ns  (logic 0.266ns (3.359%)  route 7.653ns (96.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        7.170   105.439    DISPLAY/P2S_LED/rst_all
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.043   105.482 r  DISPLAY/P2S_LED/buff[15]_i_1__0/O
                         net (fo=19, routed)          0.483   105.965    DISPLAY/P2S_LED/buff[15]_i_1__0_n_0
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.431   118.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r/C
                         clock pessimism             -0.832   117.694    
                         clock uncertainty           -0.215   117.479    
    SLICE_X84Y80         FDRE (Setup_fdre_C_CE)      -0.201   117.278    DISPLAY/P2S_LED/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.278    
                         arrival time                        -105.965    
  -------------------------------------------------------------------
                         slack                                 11.314    

Slack (MET) :             11.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r_0/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.919ns  (logic 0.266ns (3.359%)  route 7.653ns (96.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        7.170   105.439    DISPLAY/P2S_LED/rst_all
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.043   105.482 r  DISPLAY/P2S_LED/buff[15]_i_1__0/O
                         net (fo=19, routed)          0.483   105.965    DISPLAY/P2S_LED/buff[15]_i_1__0_n_0
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.431   118.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_0/C
                         clock pessimism             -0.832   117.694    
                         clock uncertainty           -0.215   117.479    
    SLICE_X84Y80         FDRE (Setup_fdre_C_CE)      -0.201   117.278    DISPLAY/P2S_LED/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.278    
                         arrival time                        -105.965    
  -------------------------------------------------------------------
                         slack                                 11.314    

Slack (MET) :             11.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r_1/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.919ns  (logic 0.266ns (3.359%)  route 7.653ns (96.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 98.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    98.046    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    98.269 f  rst_all_reg/Q
                         net (fo=1604, routed)        7.170   105.439    DISPLAY/P2S_LED/rst_all
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.043   105.482 r  DISPLAY/P2S_LED/buff[15]_i_1__0/O
                         net (fo=19, routed)          0.483   105.965    DISPLAY/P2S_LED/buff[15]_i_1__0_n_0
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.431   118.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X84Y80         FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_1/C
                         clock pessimism             -0.832   117.694    
                         clock uncertainty           -0.215   117.479    
    SLICE_X84Y80         FDRE (Setup_fdre_C_CE)      -0.201   117.278    DISPLAY/P2S_LED/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        117.278    
                         arrival time                        -105.965    
  -------------------------------------------------------------------
                         slack                                 11.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.738ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     0.047    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     0.047    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     0.047    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     0.047    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.749ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         FDRE (Hold_fdre_C_CE)        0.030     0.036    DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         FDRE (Hold_fdre_C_CE)        0.030     0.036    DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         FDRE (Hold_fdre_C_CE)        0.030     0.036    DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.128ns (3.896%)  route 3.158ns (96.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.312     2.785    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.911    -0.547    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X42Y80         FDRE (Hold_fdre_C_CE)        0.030     0.036    DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[55]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.128ns (3.883%)  route 3.169ns (96.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.323     2.796    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X43Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.913    -0.545    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.215     0.008    
    SLICE_X43Y82         FDSE (Hold_fdse_C_CE)        0.010     0.018    DISPLAY/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[62]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.128ns (3.883%)  route 3.169ns (96.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        2.846     2.446    DISPLAY/P2S_SEG/rst_all
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.474 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.323     2.796    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X43Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.913    -0.545    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y82         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/C
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.215     0.008    
    SLICE_X43Y82         FDSE (Hold_fdse_C_CE)        0.010     0.018    DISPLAY/P2S_SEG/buff_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  2.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.053ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 0.223ns (2.377%)  route 9.159ns (97.623%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 50.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.159     7.428    core/register/AR[0]
    SLICE_X37Y120        FDCE                                         f  core/register/register_reg[27][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.316    50.473    core/register/debug_clk
    SLICE_X37Y120        FDCE                                         r  core/register/register_reg[27][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.784    
                         clock uncertainty           -0.095    49.690    
    SLICE_X37Y120        FDCE (Recov_fdce_C_CLR)     -0.208    49.482    core/register/register_reg[27][18]
  -------------------------------------------------------------------
                         required time                         49.482    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                 42.053    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.223ns (2.379%)  route 9.150ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.150     7.419    core/register/AR[0]
    SLICE_X40Y104        FDCE                                         f  core/register/register_reg[13][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X40Y104        FDCE                                         r  core/register/register_reg[13][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[13][15]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.223ns (2.379%)  route 9.150ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.150     7.419    core/register/AR[0]
    SLICE_X40Y104        FDCE                                         f  core/register/register_reg[13][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X40Y104        FDCE                                         r  core/register/register_reg[13][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[13][18]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.223ns (2.379%)  route 9.150ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.150     7.419    core/register/AR[0]
    SLICE_X40Y104        FDCE                                         f  core/register/register_reg[13][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X40Y104        FDCE                                         r  core/register/register_reg[13][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[13][20]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.223ns (2.379%)  route 9.150ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.150     7.419    core/register/AR[0]
    SLICE_X40Y104        FDCE                                         f  core/register/register_reg[13][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X40Y104        FDCE                                         r  core/register/register_reg[13][22]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[13][22]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.073ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.223ns (2.380%)  route 9.148ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.148     7.416    core/register/AR[0]
    SLICE_X41Y104        FDCE                                         f  core/register/register_reg[8][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X41Y104        FDCE                                         r  core/register/register_reg[8][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[8][15]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 42.073    

Slack (MET) :             42.073ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.223ns (2.380%)  route 9.148ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.148     7.416    core/register/AR[0]
    SLICE_X41Y104        FDCE                                         f  core/register/register_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X41Y104        FDCE                                         r  core/register/register_reg[8][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[8][18]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 42.073    

Slack (MET) :             42.073ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.223ns (2.380%)  route 9.148ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.148     7.416    core/register/AR[0]
    SLICE_X41Y104        FDCE                                         f  core/register/register_reg[8][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X41Y104        FDCE                                         r  core/register/register_reg[8][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[8][19]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 42.073    

Slack (MET) :             42.073ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.223ns (2.380%)  route 9.148ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.148     7.416    core/register/AR[0]
    SLICE_X41Y104        FDCE                                         f  core/register/register_reg[8][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X41Y104        FDCE                                         r  core/register/register_reg[8][22]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[8][22]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 42.073    

Slack (MET) :             42.073ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.223ns (2.380%)  route 9.148ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 50.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.640    -1.954    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.223    -1.731 f  rst_all_reg/Q
                         net (fo=1604, routed)        9.148     7.416    core/register/AR[0]
    SLICE_X41Y104        FDCE                                         f  core/register/register_reg[8][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        1.324    50.481    core/register/debug_clk
    SLICE_X41Y104        FDCE                                         r  core/register/register_reg[8][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.792    
                         clock uncertainty           -0.095    49.698    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.208    49.490    core/register/register_reg[8][25]
  -------------------------------------------------------------------
                         required time                         49.490    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 42.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/IMM_reg[5][13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.100ns (6.426%)  route 1.456ns (93.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.456     1.056    core/ctrl/AR[0]
    SLICE_X25Y94         FDCE                                         f  core/ctrl/IMM_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y94         FDCE                                         r  core/ctrl/IMM_reg[5][13]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y94         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/IMM_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.100ns (6.252%)  route 1.499ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.499     1.099    core/ctrl/AR[0]
    SLICE_X25Y95         FDCE                                         f  core/ctrl/FUS_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y95         FDCE                                         r  core/ctrl/FUS_reg[5][21]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][21]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.100ns (6.252%)  route 1.499ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.499     1.099    core/ctrl/AR[0]
    SLICE_X25Y95         FDCE                                         f  core/ctrl/FUS_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y95         FDCE                                         r  core/ctrl/FUS_reg[5][22]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.100ns (6.252%)  route 1.499ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.499     1.099    core/ctrl/AR[0]
    SLICE_X25Y95         FDCE                                         f  core/ctrl/FUS_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y95         FDCE                                         r  core/ctrl/FUS_reg[5][23]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/IMM_reg[1][13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.100ns (6.235%)  route 1.504ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.504     1.103    core/ctrl/AR[0]
    SLICE_X25Y93         FDCE                                         f  core/ctrl/IMM_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y93         FDCE                                         r  core/ctrl/IMM_reg[1][13]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y93         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/IMM_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.100ns (6.028%)  route 1.559ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.559     1.158    core/ctrl/AR[0]
    SLICE_X27Y96         FDCE                                         f  core/ctrl/FUS_reg[5][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X27Y96         FDCE                                         r  core/ctrl/FUS_reg[5][24]/C
                         clock pessimism              0.266     1.115    
    SLICE_X27Y96         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][24]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.100ns (6.028%)  route 1.559ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.559     1.158    core/ctrl/AR[0]
    SLICE_X27Y96         FDCE                                         f  core/ctrl/FUS_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X27Y96         FDCE                                         r  core/ctrl/FUS_reg[5][25]/C
                         clock pessimism              0.266     1.115    
    SLICE_X27Y96         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][25]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.100ns (6.028%)  route 1.559ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.559     1.158    core/ctrl/AR[0]
    SLICE_X27Y96         FDCE                                         f  core/ctrl/FUS_reg[5][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X27Y96         FDCE                                         r  core/ctrl/FUS_reg[5][26]/C
                         clock pessimism              0.266     1.115    
    SLICE_X27Y96         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.100ns (6.028%)  route 1.559ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.559     1.158    core/ctrl/AR[0]
    SLICE_X27Y96         FDCE                                         f  core/ctrl/FUS_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X27Y96         FDCE                                         r  core/ctrl/FUS_reg[5][4]/C
                         clock pessimism              0.266     1.115    
    SLICE_X27Y96         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[1][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.100ns (6.021%)  route 1.561ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.692    -0.501    clk_cpu
    SLICE_X23Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  rst_all_reg/Q
                         net (fo=1604, routed)        1.561     1.160    core/ctrl/AR[0]
    SLICE_X26Y96         FDCE                                         f  core/ctrl/FUS_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[127][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[127][7]_i_3/O
                         net (fo=6321, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X26Y96         FDCE                                         r  core/ctrl/FUS_reg[1][24]/C
                         clock pessimism              0.266     1.115    
    SLICE_X26Y96         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.115    





